Brian N Vinson
Examiner (ID: 7682)
Most Active Art Unit | 2911 |
Art Unit(s) | 2901, 2913, 2900, 2911 |
Total Applications | 12035 |
Issued Applications | 11910 |
Pending Applications | 2 |
Abandoned Applications | 123 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 10624463
[patent_doc_number] => 09343412
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-05-17
[patent_title] => 'Method of forming MOSFET structure'
[patent_app_type] => utility
[patent_app_number] => 14/178399
[patent_app_country] => US
[patent_app_date] => 2014-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 18
[patent_no_of_words] => 3013
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14178399
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/178399 | Method of forming MOSFET structure | Feb 11, 2014 | Issued |
Array
(
[id] => 10343784
[patent_doc_number] => 20150228789
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-13
[patent_title] => 'STRESSED CHANNEL BULK FIN FIELD EFFECT TRANSISTOR'
[patent_app_type] => utility
[patent_app_number] => 14/178990
[patent_app_country] => US
[patent_app_date] => 2014-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 8658
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14178990
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/178990 | Stressed channel bulk fin field effect transistor | Feb 11, 2014 | Issued |
Array
(
[id] => 10341380
[patent_doc_number] => 20150226385
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-13
[patent_title] => 'Systems and Methods for Application of Coatings Including Thixotropic Agents onto Optical Elements, and Optical Elements Having Coatings Including Thixotropic Agents'
[patent_app_type] => utility
[patent_app_number] => 14/177839
[patent_app_country] => US
[patent_app_date] => 2014-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 13224
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14177839
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/177839 | Systems and Methods for Application of Coatings Including Thixotropic Agents onto Optical Elements, and Optical Elements Having Coatings Including Thixotropic Agents | Feb 10, 2014 | Abandoned |
Array
(
[id] => 11118225
[patent_doc_number] => 20160315199
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-10-27
[patent_title] => 'PHOTO MASK, THIN FILM TRANSISTOR AND METHOD FOR MANUFACTURING THIN FILM TRANSISTOR'
[patent_app_type] => utility
[patent_app_number] => 14/777130
[patent_app_country] => US
[patent_app_date] => 2014-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2563
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14777130
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/777130 | PHOTO MASK, THIN FILM TRANSISTOR AND METHOD FOR MANUFACTURING THIN FILM TRANSISTOR | Jan 23, 2014 | Abandoned |
Array
(
[id] => 9477303
[patent_doc_number] => 20140134766
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-15
[patent_title] => 'METHOD OF MANUFACTURING LIGHT EMITTING DEVICE PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 14/159406
[patent_app_country] => US
[patent_app_date] => 2014-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 3141
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14159406
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/159406 | METHOD OF MANUFACTURING LIGHT EMITTING DEVICE PACKAGE | Jan 19, 2014 | Abandoned |
Array
(
[id] => 9827727
[patent_doc_number] => 08936955
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-01-20
[patent_title] => 'Method for manufacturing light emitting diodes'
[patent_app_type] => utility
[patent_app_number] => 14/133469
[patent_app_country] => US
[patent_app_date] => 2013-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2151
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 270
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14133469
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/133469 | Method for manufacturing light emitting diodes | Dec 17, 2013 | Issued |
Array
(
[id] => 9418649
[patent_doc_number] => 20140103299
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-04-17
[patent_title] => 'NANOTUBE ARRAY ELECTRONIC AND OPTO-ELECTRONIC DEVICES'
[patent_app_type] => utility
[patent_app_number] => 14/107364
[patent_app_country] => US
[patent_app_date] => 2013-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 14673
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14107364
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/107364 | NANOTUBE ARRAY ELECTRONIC AND OPTO-ELECTRONIC DEVICES | Dec 15, 2013 | Abandoned |
Array
(
[id] => 9692414
[patent_doc_number] => 08823013
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-02
[patent_title] => 'Second Schottky contact metal layer to improve GaN schottky diode performance'
[patent_app_type] => utility
[patent_app_number] => 14/105057
[patent_app_country] => US
[patent_app_date] => 2013-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 16
[patent_no_of_words] => 4064
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 240
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14105057
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/105057 | Second Schottky contact metal layer to improve GaN schottky diode performance | Dec 11, 2013 | Issued |
Array
(
[id] => 10433347
[patent_doc_number] => 20150318360
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-05
[patent_title] => 'REDUCING LEAKAGE CURRENT IN SEMICONDUCTOR DEVICES'
[patent_app_type] => utility
[patent_app_number] => 14/651012
[patent_app_country] => US
[patent_app_date] => 2013-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5378
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14651012
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/651012 | Reducing leakage current in semiconductor devices | Dec 10, 2013 | Issued |
Array
(
[id] => 10433347
[patent_doc_number] => 20150318360
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-05
[patent_title] => 'REDUCING LEAKAGE CURRENT IN SEMICONDUCTOR DEVICES'
[patent_app_type] => utility
[patent_app_number] => 14/651012
[patent_app_country] => US
[patent_app_date] => 2013-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5378
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14651012
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/651012 | Reducing leakage current in semiconductor devices | Dec 10, 2013 | Issued |
Array
(
[id] => 10448221
[patent_doc_number] => 20150333235
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-19
[patent_title] => 'Optoelectronic Semiconductor Component and Method for Producing an Optoelectronic Semiconductor Component'
[patent_app_type] => utility
[patent_app_number] => 14/651306
[patent_app_country] => US
[patent_app_date] => 2013-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3440
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14651306
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/651306 | Optoelectronic semiconductor component and method for producing an optoelectronic semiconductor component | Dec 10, 2013 | Issued |
Array
(
[id] => 10448103
[patent_doc_number] => 20150333117
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-19
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/651633
[patent_app_country] => US
[patent_app_date] => 2013-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 14933
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14651633
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/651633 | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF | Dec 9, 2013 | Abandoned |
Array
(
[id] => 15383507
[patent_doc_number] => 10532924
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-14
[patent_title] => Packaging structure of a microelectronic device having a hermeticity improved by a diffusion barrier layer
[patent_app_type] => utility
[patent_app_number] => 15/101825
[patent_app_country] => US
[patent_app_date] => 2013-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 4833
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 258
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15101825
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/101825 | Packaging structure of a microelectronic device having a hermeticity improved by a diffusion barrier layer | Dec 5, 2013 | Issued |
Array
(
[id] => 10433275
[patent_doc_number] => 20150318287
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-05
[patent_title] => 'SEMICONDUCTOR DEVICE, AND MANUFACTURING FOR SAME'
[patent_app_type] => utility
[patent_app_number] => 14/651646
[patent_app_country] => US
[patent_app_date] => 2013-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 8594
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14651646
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/651646 | SEMICONDUCTOR DEVICE, AND MANUFACTURING FOR SAME | Dec 5, 2013 | Abandoned |
Array
(
[id] => 11028958
[patent_doc_number] => 20160225914
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-04
[patent_title] => 'THIN FILM TRANSISTOR, MANUFACTURING METHOD THEREOF AND ARRAY SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 14/388634
[patent_app_country] => US
[patent_app_date] => 2013-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6326
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14388634
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/388634 | Thin film transistor, manufacturing method thereof and array substrate | Dec 3, 2013 | Issued |
Array
(
[id] => 13112217
[patent_doc_number] => 10074771
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-09-11
[patent_title] => Single-photon source suitable for mass production and production method
[patent_app_type] => utility
[patent_app_number] => 14/651434
[patent_app_country] => US
[patent_app_date] => 2013-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2890
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 267
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14651434
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/651434 | Single-photon source suitable for mass production and production method | Nov 26, 2013 | Issued |
Array
(
[id] => 9768036
[patent_doc_number] => 20140291698
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-10-02
[patent_title] => 'LOW MICROPIPE 100 MM SILICON CARBIDE WAFER'
[patent_app_type] => utility
[patent_app_number] => 14/087215
[patent_app_country] => US
[patent_app_date] => 2013-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4565
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14087215
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/087215 | Low micropipe 100 mm silicon carbide wafer | Nov 21, 2013 | Issued |
Array
(
[id] => 10252280
[patent_doc_number] => 20150137276
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-05-21
[patent_title] => 'MECHANISMS FOR FORMING MICRO-ELECTRO MECHANICAL SYSTEM DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/084161
[patent_app_country] => US
[patent_app_date] => 2013-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 9204
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14084161
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/084161 | Micro-electro mechanical system (MEMS) device having a blocking layer formed between closed chamber and a dielectric layer of a CMOS substrate | Nov 18, 2013 | Issued |
Array
(
[id] => 9488295
[patent_doc_number] => 20140138701
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-22
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/083777
[patent_app_country] => US
[patent_app_date] => 2013-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5037
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14083777
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/083777 | Semiconductor device | Nov 18, 2013 | Issued |
Array
(
[id] => 10252312
[patent_doc_number] => 20150137308
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-05-21
[patent_title] => 'SELF-ALIGNED DUAL-HEIGHT ISOLATION FOR BULK FINFET'
[patent_app_type] => utility
[patent_app_number] => 14/083571
[patent_app_country] => US
[patent_app_date] => 2013-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4655
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14083571
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/083571 | Self-aligned dual-height isolation for bulk FinFET | Nov 18, 2013 | Issued |