Brian O Peters
Examiner (ID: 1902, Phone: (571)272-2662 , Office: P/3745 )
Most Active Art Unit | 3745 |
Art Unit(s) | 3745 |
Total Applications | 747 |
Issued Applications | 536 |
Pending Applications | 47 |
Abandoned Applications | 164 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 17758312
[patent_doc_number] => 11398611
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-26
[patent_title] => Display device
[patent_app_type] => utility
[patent_app_number] => 17/151247
[patent_app_country] => US
[patent_app_date] => 2021-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5923
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17151247
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/151247 | Display device | Jan 17, 2021 | Issued |
Array
(
[id] => 19296155
[patent_doc_number] => 12035532
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-09
[patent_title] => Memory array and memory device
[patent_app_type] => utility
[patent_app_number] => 17/149727
[patent_app_country] => US
[patent_app_date] => 2021-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 40
[patent_figures_cnt] => 40
[patent_no_of_words] => 13014
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17149727
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/149727 | Memory array and memory device | Jan 14, 2021 | Issued |
Array
(
[id] => 17978811
[patent_doc_number] => 11495686
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-08
[patent_title] => Semiconductor device and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 17/147468
[patent_app_country] => US
[patent_app_date] => 2021-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 4044
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17147468
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/147468 | Semiconductor device and method for fabricating the same | Jan 12, 2021 | Issued |
Array
(
[id] => 17925965
[patent_doc_number] => 11469228
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-11
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/146938
[patent_app_country] => US
[patent_app_date] => 2021-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 8083
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 211
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17146938
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/146938 | Semiconductor device | Jan 11, 2021 | Issued |
Array
(
[id] => 17509566
[patent_doc_number] => 20220102669
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-31
[patent_title] => ORGANIC ELECTROLUMINESCENT STRUCTURE AND FABRICATION METHOD THEREOF, AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/423865
[patent_app_country] => US
[patent_app_date] => 2021-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5642
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17423865
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/423865 | Organic electroluminescent structure and fabrication method thereof, and display device | Jan 4, 2021 | Issued |
Array
(
[id] => 18892802
[patent_doc_number] => 11871595
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-09
[patent_title] => Organic electroluminescent structure and fabrication method thereof, and display device
[patent_app_type] => utility
[patent_app_number] => 17/423864
[patent_app_country] => US
[patent_app_date] => 2021-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 6049
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17423864
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/423864 | Organic electroluminescent structure and fabrication method thereof, and display device | Jan 4, 2021 | Issued |
Array
(
[id] => 17723606
[patent_doc_number] => 20220216328
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-07
[patent_title] => GATE-TO-CONTACT SHORT PREVENTION WITH AN INNER SPACER
[patent_app_type] => utility
[patent_app_number] => 17/141016
[patent_app_country] => US
[patent_app_date] => 2021-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8482
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17141016
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/141016 | GATE-TO-CONTACT SHORT PREVENTION WITH AN INNER SPACER | Jan 3, 2021 | Abandoned |
Array
(
[id] => 16850689
[patent_doc_number] => 20210151434
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-20
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/140289
[patent_app_country] => US
[patent_app_date] => 2021-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10637
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17140289
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/140289 | Semiconductor device | Jan 3, 2021 | Issued |
Array
(
[id] => 18670121
[patent_doc_number] => 11777033
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-03
[patent_title] => Transistors having vertical nanostructures
[patent_app_type] => utility
[patent_app_number] => 17/133290
[patent_app_country] => US
[patent_app_date] => 2020-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 62
[patent_figures_cnt] => 102
[patent_no_of_words] => 13755
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17133290
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/133290 | Transistors having vertical nanostructures | Dec 22, 2020 | Issued |
Array
(
[id] => 17692481
[patent_doc_number] => 20220199774
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-23
[patent_title] => GATE-ALL-AROUND INTEGRATED CIRCUIT STRUCTURES HAVING GERMANIUM-DIFFUSED NANORIBBON CHANNEL STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 17/131622
[patent_app_country] => US
[patent_app_date] => 2020-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16054
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17131622
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/131622 | GATE-ALL-AROUND INTEGRATED CIRCUIT STRUCTURES HAVING GERMANIUM-DIFFUSED NANORIBBON CHANNEL STRUCTURES | Dec 21, 2020 | Pending |
Array
(
[id] => 17692541
[patent_doc_number] => 20220199834
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-23
[patent_title] => WIMPY VERTICAL TRANSPORT FIELD EFFECT TRANSISTOR WITH DIPOLE LINERS
[patent_app_type] => utility
[patent_app_number] => 17/128257
[patent_app_country] => US
[patent_app_date] => 2020-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6189
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17128257
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/128257 | Wimpy vertical transport field effect transistor with dipole liners | Dec 20, 2020 | Issued |
Array
(
[id] => 17818742
[patent_doc_number] => 11424367
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-23
[patent_title] => Wrap-around contacts including localized metal silicide
[patent_app_type] => utility
[patent_app_number] => 17/124458
[patent_app_country] => US
[patent_app_date] => 2020-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 29
[patent_no_of_words] => 7595
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17124458
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/124458 | Wrap-around contacts including localized metal silicide | Dec 15, 2020 | Issued |
Array
(
[id] => 17011163
[patent_doc_number] => 20210242324
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-05
[patent_title] => Gate Air Spacer for Fin-Like Field Effect Transistor
[patent_app_type] => utility
[patent_app_number] => 17/122721
[patent_app_country] => US
[patent_app_date] => 2020-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18527
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17122721
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/122721 | Gate air spacer for fin-like field effect transistor | Dec 14, 2020 | Issued |
Array
(
[id] => 16731548
[patent_doc_number] => 20210098696
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-01
[patent_title] => Self-Aligned Encapsulation Hard Mask To Separate Physically Under-Etched MTJ Cells To Reduce Conductive R-Deposition
[patent_app_type] => utility
[patent_app_number] => 17/121457
[patent_app_country] => US
[patent_app_date] => 2020-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1841
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17121457
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/121457 | Self-aligned encapsulation hard mask to separate physically under-etched MTJ cells to reduce conductive R-deposition | Dec 13, 2020 | Issued |
Array
(
[id] => 17661003
[patent_doc_number] => 20220181468
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-09
[patent_title] => EPI SEMICONDUCTOR STRUCTURES WITH INCREASED EPI VOLUME IN SOURCE/DRAIN REGIONS OF A TRANSISTOR DEVICE FORMED ON AN SOI SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 17/116167
[patent_app_country] => US
[patent_app_date] => 2020-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5984
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17116167
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/116167 | Epi semiconductor structures with increased epi volume in source/drain regions of a transistor device formed on an SOI substrate | Dec 8, 2020 | Issued |
Array
(
[id] => 17247161
[patent_doc_number] => 20210366906
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-25
[patent_title] => STACKING CMOS STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/116552
[patent_app_country] => US
[patent_app_date] => 2020-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13812
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17116552
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/116552 | Stacking CMOS structure | Dec 8, 2020 | Issued |
Array
(
[id] => 17262872
[patent_doc_number] => 20210375857
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-02
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/115679
[patent_app_country] => US
[patent_app_date] => 2020-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9705
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17115679
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/115679 | Semiconductor device and manufacturing method thereof | Dec 7, 2020 | Issued |
Array
(
[id] => 17174368
[patent_doc_number] => 20210328039
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-21
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/112357
[patent_app_country] => US
[patent_app_date] => 2020-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9899
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17112357
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/112357 | Semiconductor device | Dec 3, 2020 | Issued |
Array
(
[id] => 16889136
[patent_doc_number] => 20210175333
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-10
[patent_title] => SEMICONDUCTOR DEVICE WITH C-SHAPED ACTIVE AREA AND ELECTRONIC APPARATUS INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/112690
[patent_app_country] => US
[patent_app_date] => 2020-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7844
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -30
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17112690
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/112690 | Semiconductor device with c-shaped active area and electronic apparatus including the same | Dec 3, 2020 | Issued |
Array
(
[id] => 17630831
[patent_doc_number] => 20220165846
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-26
[patent_title] => SEMICONDUCTOR DEVICE STRUCTURE AND METHODS OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/104395
[patent_app_country] => US
[patent_app_date] => 2020-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6183
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17104395
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/104395 | Semiconductor device structure and methods of forming the same | Nov 24, 2020 | Issued |