Brian P. Cox

Array ( [id] => 451036 [patent_doc_number] => 07254663 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-08-07 [patent_title] => 'Multi-node architecture with daisy chain communication link configurable to operate in unidirectional and bidirectional modes' [patent_app_type] => utility [patent_app_number] => 10/897341 [patent_app_country] => US [patent_app_date] => 2004-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 6313 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/254/07254663.pdf [firstpage_image] =>[orig_patent_app_number] => 10897341 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5739886 [patent_doc_number] => 20060010277 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-01-12 [patent_title] => 'Isolation of input/output adapter interrupt domains' [patent_app_type] => utility [patent_app_number] => 10/887525 [patent_app_country] => US [patent_app_date] => 2004-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6015 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0010/20060010277.pdf [firstpage_image] =>[orig_patent_app_number] => 10887525 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7447217 [patent_doc_number] => 20040267881 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-30 [patent_title] => 'Automatic server-side plug-and-play without user intervention' [patent_app_type] => new [patent_app_number] => 10/885298 [patent_app_country] => US [patent_app_date] => 2004-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5669 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0267/20040267881.pdf [firstpage_image] =>[orig_patent_app_number] => 10885298 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7063092 [patent_doc_number] => 20050005049 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-06 [patent_title] => 'Method and data structure for random access via a bus connection' [patent_app_type] => utility [patent_app_number] => 10/882071 [patent_app_country] => US [patent_app_date] => 2004-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2593 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0005/20050005049.pdf [firstpage_image] =>[orig_patent_app_number] => 10882071 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 713168 [patent_doc_number] => 07062594 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-06-13 [patent_title] => 'Root complex connection system' [patent_app_type] => utility [patent_app_number] => 10/881553 [patent_app_country] => US [patent_app_date] => 2004-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3954 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/062/07062594.pdf [firstpage_image] =>[orig_patent_app_number] => 10881553 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7047016 [patent_doc_number] => 20050251611 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-11-10 [patent_title] => 'Transmitting peer-to-peer transactions through a coherent interface' [patent_app_type] => utility [patent_app_number] => 10/832607 [patent_app_country] => US [patent_app_date] => 2004-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6446 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0251/20050251611.pdf [firstpage_image] =>[orig_patent_app_number] => 10832607 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6953822 [patent_doc_number] => 20050228917 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-10-13 [patent_title] => 'Novel structure and method for interrupt detection and processing' [patent_app_type] => utility [patent_app_number] => 10/813602 [patent_app_country] => US [patent_app_date] => 2004-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2878 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0228/20050228917.pdf [firstpage_image] =>[orig_patent_app_number] => 10813602 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6962045 [patent_doc_number] => 20050216628 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-29 [patent_title] => 'PC CardBus structure' [patent_app_type] => utility [patent_app_number] => 10/809405 [patent_app_country] => US [patent_app_date] => 2004-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1147 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0216/20050216628.pdf [firstpage_image] =>[orig_patent_app_number] => 10809405 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 704997 [patent_doc_number] => 07069371 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-06-27 [patent_title] => 'Motherboard having a non-volatile memory which is reprogrammable through a video display port and a non-volatile memory switchable between two communication protocols' [patent_app_type] => utility [patent_app_number] => 10/798485 [patent_app_country] => US [patent_app_date] => 2004-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 2347 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/069/07069371.pdf [firstpage_image] =>[orig_patent_app_number] => 10798485 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 469215 [patent_doc_number] => 07240135 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-07-03 [patent_title] => 'Method of balancing work load with prioritized tasks across a multitude of communication ports' [patent_app_type] => utility [patent_app_number] => 10/794377 [patent_app_country] => US [patent_app_date] => 2004-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2792 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/240/07240135.pdf [firstpage_image] =>[orig_patent_app_number] => 10794377 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6913909 [patent_doc_number] => 20050177667 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-08-11 [patent_title] => 'Interrupt priority control within a nested interrupt system' [patent_app_type] => utility [patent_app_number] => 10/775334 [patent_app_country] => US [patent_app_date] => 2004-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5667 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0177/20050177667.pdf [firstpage_image] =>[orig_patent_app_number] => 10775334 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 400512 [patent_doc_number] => 07296109 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2007-11-13 [patent_title] => 'Buffer bypass circuit for reducing latency in information transfers to a bus' [patent_app_type] => utility [patent_app_number] => 10/767001 [patent_app_country] => US [patent_app_date] => 2004-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4625 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/296/07296109.pdf [firstpage_image] =>[orig_patent_app_number] => 10767001 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7476764 [patent_doc_number] => 20040122984 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-06-24 [patent_title] => 'Data processor and data table update method' [patent_app_type] => new [patent_app_number] => 10/477400 [patent_app_country] => US [patent_app_date] => 2004-01-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7734 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0122/20040122984.pdf [firstpage_image] =>[orig_patent_app_number] => 10477400 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6973777 [patent_doc_number] => 20050038949 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-17 [patent_title] => 'Apparatus for enabling distributed processing across a plurality of circuit cards' [patent_app_type] => utility [patent_app_number] => 10/752428 [patent_app_country] => US [patent_app_date] => 2004-01-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 3376 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0038/20050038949.pdf [firstpage_image] =>[orig_patent_app_number] => 10752428 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 739493 [patent_doc_number] => 07039747 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-05-02 [patent_title] => 'Selective smart discards with prefetchable and controlled-prefetchable address space' [patent_app_type] => utility [patent_app_number] => 10/742185 [patent_app_country] => US [patent_app_date] => 2003-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3191 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/039/07039747.pdf [firstpage_image] =>[orig_patent_app_number] => 10742185 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 508000 [patent_doc_number] => 07209995 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-04-24 [patent_title] => 'Efficient connection between modules of removable electronic circuit cards' [patent_app_type] => utility [patent_app_number] => 10/732149 [patent_app_country] => US [patent_app_date] => 2003-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 23 [patent_no_of_words] => 8077 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/209/07209995.pdf [firstpage_image] =>[orig_patent_app_number] => 10732149 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7185225 [patent_doc_number] => 20050125582 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-06-09 [patent_title] => 'Methods and apparatus to dispatch interrupts in multi-processor systems' [patent_app_type] => utility [patent_app_number] => 10/730467 [patent_app_country] => US [patent_app_date] => 2003-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4276 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0125/20050125582.pdf [firstpage_image] =>[orig_patent_app_number] => 10730467 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 388508 [patent_doc_number] => 07305511 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-12-04 [patent_title] => 'Providing both wireline and wireless connections to a wireline interface' [patent_app_type] => utility [patent_app_number] => 10/689295 [patent_app_country] => US [patent_app_date] => 2003-10-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 15 [patent_no_of_words] => 13084 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/305/07305511.pdf [firstpage_image] =>[orig_patent_app_number] => 10689295 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7166840 [patent_doc_number] => 20050086455 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-04-21 [patent_title] => 'Method and apparatus for generating interrupts for specific types of instructions' [patent_app_type] => utility [patent_app_number] => 10/687248 [patent_app_country] => US [patent_app_date] => 2003-10-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 16462 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0086/20050086455.pdf [firstpage_image] =>[orig_patent_app_number] => 10687248 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7673694 [patent_doc_number] => 20040128424 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-07-01 [patent_title] => 'Bus control device and information processing system' [patent_app_type] => new [patent_app_number] => 10/687128 [patent_app_country] => US [patent_app_date] => 2003-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 11240 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 48 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0128/20040128424.pdf [firstpage_image] =>[orig_patent_app_number] => 10687128 [rel_patent_id] =>[rel_patent_doc_number] =>)