Brian P. Cox

Array ( [id] => 7441701 [patent_doc_number] => 20040267380 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-30 [patent_title] => 'Programmable logic controller with an extra memory' [patent_app_type] => new [patent_app_number] => 10/661680 [patent_app_country] => US [patent_app_date] => 2003-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1294 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0267/20040267380.pdf [firstpage_image] =>[orig_patent_app_number] => 10661680 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7673699 [patent_doc_number] => 20040128419 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-07-01 [patent_title] => 'Direct-coupled serial transmission interface card' [patent_app_type] => new [patent_app_number] => 10/652303 [patent_app_country] => US [patent_app_date] => 2003-09-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2342 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0128/20040128419.pdf [firstpage_image] =>[orig_patent_app_number] => 10652303 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7603653 [patent_doc_number] => 07117285 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-10-03 [patent_title] => 'Method and system for efficiently directing interrupts' [patent_app_type] => utility [patent_app_number] => 10/651888 [patent_app_country] => US [patent_app_date] => 2003-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 6563 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/117/07117285.pdf [firstpage_image] =>[orig_patent_app_number] => 10651888 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7129006 [patent_doc_number] => 20050060467 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-17 [patent_title] => 'Remote docking station device' [patent_app_type] => utility [patent_app_number] => 10/646135 [patent_app_country] => US [patent_app_date] => 2003-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2531 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0060/20050060467.pdf [firstpage_image] =>[orig_patent_app_number] => 10646135 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6973773 [patent_doc_number] => 20050038945 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-17 [patent_title] => 'System and method for interfacing a portale processing unit with computer system' [patent_app_type] => utility [patent_app_number] => 10/641364 [patent_app_country] => US [patent_app_date] => 2003-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 49 [patent_figures_cnt] => 49 [patent_no_of_words] => 20883 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0038/20050038945.pdf [firstpage_image] =>[orig_patent_app_number] => 10641364 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7473846 [patent_doc_number] => 20040054841 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-03-18 [patent_title] => 'Method and apparatus for promoting memory read commands' [patent_app_type] => new [patent_app_number] => 10/640891 [patent_app_country] => US [patent_app_date] => 2003-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7109 [patent_no_of_claims] => 63 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0054/20040054841.pdf [firstpage_image] =>[orig_patent_app_number] => 10640891 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7352500 [patent_doc_number] => 20040193770 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-30 [patent_title] => 'Communicating information in a computer system' [patent_app_type] => new [patent_app_number] => 10/636171 [patent_app_country] => US [patent_app_date] => 2003-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2270 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0193/20040193770.pdf [firstpage_image] =>[orig_patent_app_number] => 10636171 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7333139 [patent_doc_number] => 20040255065 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-16 [patent_title] => 'Method and system for automatic configuration of IDE bus devices' [patent_app_type] => new [patent_app_number] => 10/460421 [patent_app_country] => US [patent_app_date] => 2003-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3814 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0255/20040255065.pdf [firstpage_image] =>[orig_patent_app_number] => 10460421 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7316094 [patent_doc_number] => 20040034766 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-02-19 [patent_title] => 'Autonomous integrated-circuit card' [patent_app_type] => new [patent_app_number] => 10/457512 [patent_app_country] => US [patent_app_date] => 2003-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 20695 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0034/20040034766.pdf [firstpage_image] =>[orig_patent_app_number] => 10457512 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6647494 [patent_doc_number] => 20030212850 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-11-13 [patent_title] => 'Log-in device and logged-in device' [patent_app_type] => new [patent_app_number] => 10/449482 [patent_app_country] => US [patent_app_date] => 2003-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 11744 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 43 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0212/20030212850.pdf [firstpage_image] =>[orig_patent_app_number] => 10449482 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 478194 [patent_doc_number] => 07231478 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-06-12 [patent_title] => 'Programmed access latency in mock multiport memory' [patent_app_type] => utility [patent_app_number] => 10/515463 [patent_app_country] => US [patent_app_date] => 2003-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 15 [patent_no_of_words] => 4473 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 251 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/231/07231478.pdf [firstpage_image] =>[orig_patent_app_number] => 10515463 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7206444 [patent_doc_number] => 20050165967 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-07-28 [patent_title] => 'Control of an av content source component by an av content sink component' [patent_app_type] => utility [patent_app_number] => 10/513483 [patent_app_country] => US [patent_app_date] => 2003-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3261 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0165/20050165967.pdf [firstpage_image] =>[orig_patent_app_number] => 10513483 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7206580 [patent_doc_number] => 20050165993 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-07-28 [patent_title] => 'Varible filed bus coupling with long coupling length, particular for mobile controllers and observation devices' [patent_app_type] => utility [patent_app_number] => 10/511022 [patent_app_country] => US [patent_app_date] => 2003-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1475 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0165/20050165993.pdf [firstpage_image] =>[orig_patent_app_number] => 10511022 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7196087 [patent_doc_number] => 20040205272 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-14 [patent_title] => 'Apparatus and method for virtualizing interrupts in a logically partitioned computer system' [patent_app_type] => new [patent_app_number] => 10/403158 [patent_app_country] => US [patent_app_date] => 2003-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5601 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0205/20040205272.pdf [firstpage_image] =>[orig_patent_app_number] => 10403158 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7352484 [patent_doc_number] => 20040193766 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-30 [patent_title] => 'Method and system of bus master arbitration' [patent_app_type] => new [patent_app_number] => 10/402165 [patent_app_country] => US [patent_app_date] => 2003-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2407 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0193/20040193766.pdf [firstpage_image] =>[orig_patent_app_number] => 10402165 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 713137 [patent_doc_number] => 07062582 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-06-13 [patent_title] => 'Method and apparatus for bus arbitration dynamic priority based on waiting period' [patent_app_type] => utility [patent_app_number] => 10/390431 [patent_app_country] => US [patent_app_date] => 2003-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 3968 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/062/07062582.pdf [firstpage_image] =>[orig_patent_app_number] => 10390431 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7440036 [patent_doc_number] => 20040162928 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-08-19 [patent_title] => 'High speed multiple ported bus interface reset control system' [patent_app_type] => new [patent_app_number] => 10/370364 [patent_app_country] => US [patent_app_date] => 2003-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 8854 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0162/20040162928.pdf [firstpage_image] =>[orig_patent_app_number] => 10370364 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7474075 [patent_doc_number] => 20040168008 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-08-26 [patent_title] => 'High speed multiple ported bus interface port state identification system' [patent_app_type] => new [patent_app_number] => 10/370326 [patent_app_country] => US [patent_app_date] => 2003-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 8878 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0168/20040168008.pdf [firstpage_image] =>[orig_patent_app_number] => 10370326 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7608154 [patent_doc_number] => 07000046 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-02-14 [patent_title] => 'Standard channel I/O processor (SCIOP)' [patent_app_type] => utility [patent_app_number] => 10/346459 [patent_app_country] => US [patent_app_date] => 2003-01-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 5782 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/000/07000046.pdf [firstpage_image] =>[orig_patent_app_number] => 10346459 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 757571 [patent_doc_number] => 07024506 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-04-04 [patent_title] => 'Hierarchically expandable fair arbiter' [patent_app_type] => utility [patent_app_number] => 10/330589 [patent_app_country] => US [patent_app_date] => 2002-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3788 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/024/07024506.pdf [firstpage_image] =>[orig_patent_app_number] => 10330589 [rel_patent_id] =>[rel_patent_doc_number] =>)