
Brian R. Peugh
Examiner (ID: 5580, Phone: (571)272-4199 , Office: P/2137 )
| Most Active Art Unit | 2187 |
| Art Unit(s) | 2133, 2137, 2187, 2752, 2186 |
| Total Applications | 1512 |
| Issued Applications | 1372 |
| Pending Applications | 64 |
| Abandoned Applications | 95 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10065474
[patent_doc_number] => 09104320
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-08-11
[patent_title] => 'Data integrity protection in storage volumes'
[patent_app_type] => utility
[patent_app_number] => 14/505186
[patent_app_country] => US
[patent_app_date] => 2014-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5149
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14505186
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/505186 | Data integrity protection in storage volumes | Oct 1, 2014 | Issued |
Array
(
[id] => 11801445
[patent_doc_number] => 09542323
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-01-10
[patent_title] => 'Address re-ordering mechanism for efficient pre-fetch training in an out-of-order processor'
[patent_app_type] => utility
[patent_app_number] => 14/498878
[patent_app_country] => US
[patent_app_date] => 2014-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 8322
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14498878
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/498878 | Address re-ordering mechanism for efficient pre-fetch training in an out-of-order processor | Sep 25, 2014 | Issued |
Array
(
[id] => 11232788
[patent_doc_number] => 09460017
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-10-04
[patent_title] => 'Methods and systems for efficient cache mirroring'
[patent_app_type] => utility
[patent_app_number] => 14/498580
[patent_app_country] => US
[patent_app_date] => 2014-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6633
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14498580
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/498580 | Methods and systems for efficient cache mirroring | Sep 25, 2014 | Issued |
Array
(
[id] => 10747192
[patent_doc_number] => 20160093344
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-31
[patent_title] => 'METHOD, APPARATUS AND SYSTEM TO MANAGE IMPLICIT PRE-CHARGE COMMAND SIGNALING'
[patent_app_type] => utility
[patent_app_number] => 14/498509
[patent_app_country] => US
[patent_app_date] => 2014-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9425
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14498509
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/498509 | Method, apparatus and system to manage implicit pre-charge command signaling | Sep 25, 2014 | Issued |
Array
(
[id] => 10746216
[patent_doc_number] => 20160092367
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-31
[patent_title] => 'HARDWARE APPARATUSES AND METHODS TO CONTROL ACCESS TO A MULTIPLE BANK DATA CACHE'
[patent_app_type] => utility
[patent_app_number] => 14/498902
[patent_app_country] => US
[patent_app_date] => 2014-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 12532
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14498902
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/498902 | Hardware apparatuses and methods to control access to a multiple bank data cache | Sep 25, 2014 | Issued |
Array
(
[id] => 15398905
[patent_doc_number] => 10540109
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-21
[patent_title] => Serializing access to fault tolerant memory
[patent_app_type] => utility
[patent_app_number] => 15/314710
[patent_app_country] => US
[patent_app_date] => 2014-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 8597
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15314710
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/314710 | Serializing access to fault tolerant memory | Sep 1, 2014 | Issued |
Array
(
[id] => 10065473
[patent_doc_number] => 09104319
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-08-11
[patent_title] => 'Data integrity protection in storage volumes'
[patent_app_type] => utility
[patent_app_number] => 14/475453
[patent_app_country] => US
[patent_app_date] => 2014-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5125
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14475453
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/475453 | Data integrity protection in storage volumes | Sep 1, 2014 | Issued |
Array
(
[id] => 10009593
[patent_doc_number] => 09053114
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-06-09
[patent_title] => 'Extensible data path'
[patent_app_type] => utility
[patent_app_number] => 14/454651
[patent_app_country] => US
[patent_app_date] => 2014-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 14468
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14454651
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/454651 | Extensible data path | Aug 6, 2014 | Issued |
Array
(
[id] => 11659144
[patent_doc_number] => 09672145
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-06-06
[patent_title] => 'Service associated with persistent storage'
[patent_app_type] => utility
[patent_app_number] => 14/332878
[patent_app_country] => US
[patent_app_date] => 2014-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 12355
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14332878
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/332878 | Service associated with persistent storage | Jul 15, 2014 | Issued |
Array
(
[id] => 10922108
[patent_doc_number] => 20140325128
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-10-30
[patent_title] => 'Mirror Copies of Solid State Drives Using Portions of Hard Disk Drives'
[patent_app_type] => utility
[patent_app_number] => 14/326948
[patent_app_country] => US
[patent_app_date] => 2014-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 10217
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14326948
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/326948 | Mirror copies of solid state drives using portions of hard disk drives | Jul 8, 2014 | Issued |
Array
(
[id] => 11708769
[patent_doc_number] => 20170177268
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-22
[patent_title] => 'DATA STORAGE SYSTEMS, COMPUTING SYSTEMS, METHODS FOR CONTROLLING A DATA STORAGE SYSTEM, AND METHODS FOR CONTROLLING A COMPUTING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 15/321268
[patent_app_country] => US
[patent_app_date] => 2014-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 6221
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15321268
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/321268 | Data storage systems, computing systems, methods for controlling a data storage system, and methods for controlling a computing system | Jun 30, 2014 | Issued |
Array
(
[id] => 10301285
[patent_doc_number] => 20150186285
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-02
[patent_title] => 'METHOD AND APPARATUS FOR HANDLING PROCESSOR READ-AFTER-WRITE HAZARDS WITH CACHE MISSES'
[patent_app_type] => utility
[patent_app_number] => 14/307444
[patent_app_country] => US
[patent_app_date] => 2014-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 9226
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14307444
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/307444 | Method and apparatus for handling processor read-after-write hazards with cache misses | Jun 16, 2014 | Issued |
Array
(
[id] => 11795868
[patent_doc_number] => 09405697
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-08-02
[patent_title] => 'Memory management method and apparatus'
[patent_app_type] => utility
[patent_app_number] => 14/307371
[patent_app_country] => US
[patent_app_date] => 2014-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7169
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14307371
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/307371 | Memory management method and apparatus | Jun 16, 2014 | Issued |
Array
(
[id] => 10479151
[patent_doc_number] => 20150364168
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-17
[patent_title] => 'SIDECAR SRAM FOR HIGH GRANULARITY IN FLOOR PLAN ASPECT RATIO'
[patent_app_type] => utility
[patent_app_number] => 14/307164
[patent_app_country] => US
[patent_app_date] => 2014-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9371
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14307164
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/307164 | Sidecar SRAM for high granularity in floor plan aspect ratio | Jun 16, 2014 | Issued |
Array
(
[id] => 10976921
[patent_doc_number] => 20140379956
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-12-25
[patent_title] => 'MANAGING A TRANSLATION LOOKASIDE BUFFER'
[patent_app_type] => utility
[patent_app_number] => 14/306790
[patent_app_country] => US
[patent_app_date] => 2014-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8331
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14306790
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/306790 | Managing a translation lookaside buffer | Jun 16, 2014 | Issued |
Array
(
[id] => 10478300
[patent_doc_number] => 20150363317
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-17
[patent_title] => 'TECHNIQUES FOR PRESERVING AN INVALID GLOBAL DOMAIN INDICATION WHEN INSTALLING A SHARED CACHE LINE IN A CACHE'
[patent_app_type] => utility
[patent_app_number] => 14/306661
[patent_app_country] => US
[patent_app_date] => 2014-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5271
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14306661
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/306661 | Techniques for preserving an invalid global domain indication when installing a shared cache line in a cache | Jun 16, 2014 | Issued |
Array
(
[id] => 9774314
[patent_doc_number] => 20140297977
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-10-02
[patent_title] => 'MANAGING APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 14/306292
[patent_app_country] => US
[patent_app_date] => 2014-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 16330
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14306292
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/306292 | Managing apparatus | Jun 16, 2014 | Issued |
Array
(
[id] => 10976949
[patent_doc_number] => 20140379984
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-12-25
[patent_title] => 'ANTI-TIMEOUT METHOD AND DATA PROCESSING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 14/304997
[patent_app_country] => US
[patent_app_date] => 2014-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2904
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14304997
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/304997 | Anti-timeout method and data processing system | Jun 15, 2014 | Issued |
Array
(
[id] => 10631323
[patent_doc_number] => 09349477
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-05-24
[patent_title] => 'Inter-cell interference estimation based on a pattern dependent histogram'
[patent_app_type] => utility
[patent_app_number] => 14/305293
[patent_app_country] => US
[patent_app_date] => 2014-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 6317
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14305293
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/305293 | Inter-cell interference estimation based on a pattern dependent histogram | Jun 15, 2014 | Issued |
Array
(
[id] => 10602908
[patent_doc_number] => 09323472
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-04-26
[patent_title] => 'Storage controlling device and controlling method'
[patent_app_type] => utility
[patent_app_number] => 14/305088
[patent_app_country] => US
[patent_app_date] => 2014-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6912
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14305088
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/305088 | Storage controlling device and controlling method | Jun 15, 2014 | Issued |