Brian Sattizahn

Array ( [id] => 8646651 [patent_doc_number] => 20130032381 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-02-07 [patent_title] => 'FLEXIBLE WIRING MODULE AND FLEXIBLE WIRING DEVICE' [patent_app_type] => utility [patent_app_number] => 13/305843 [patent_app_country] => US [patent_app_date] => 2011-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3548 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13305843 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8870992 [patent_doc_number] => 08466369 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-06-18 [patent_title] => 'Circuit structure of circuit board' [patent_app_type] => utility [patent_app_number] => 13/305310 [patent_app_country] => US [patent_app_date] => 2011-11-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 16 [patent_no_of_words] => 4572 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13305310 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9037618 [patent_doc_number] => 20130240256 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-09-19 [patent_title] => 'Method for Reducing Creep Corrosion' [patent_app_type] => utility [patent_app_number] => 13/885119 [patent_app_country] => US [patent_app_date] => 2011-11-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4421 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13885119 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8203855 [patent_doc_number] => 20120125666 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-05-24 [patent_title] => 'MULTI-LAYERED PRINTED CIRCUIT BOARD WITH CONDUCTIVE TEST AREAS AS WELL AS METHOD FOR DETERMINING A MISALIGNMENT OF AN INNER LAYER' [patent_app_type] => utility [patent_app_number] => 13/291674 [patent_app_country] => US [patent_app_date] => 2011-11-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5149 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0125/20120125666.pdf [firstpage_image] =>[orig_patent_app_number] => 13291674 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8425950 [patent_doc_number] => 20120247825 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-10-04 [patent_title] => 'PRINTED CIRCUIT BOARD' [patent_app_type] => utility [patent_app_number] => 13/288144 [patent_app_country] => US [patent_app_date] => 2011-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 1908 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13288144 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8178920 [patent_doc_number] => 20120111619 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-05-10 [patent_title] => 'CIRCUIT SUBSTRATE AND MANUFACTURING METHOD OF CIRCUIT SUBSTRATE' [patent_app_type] => utility [patent_app_number] => 13/286783 [patent_app_country] => US [patent_app_date] => 2011-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4905 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0111/20120111619.pdf [firstpage_image] =>[orig_patent_app_number] => 13286783 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8153608 [patent_doc_number] => 20120097426 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-04-26 [patent_title] => 'STRUCTURE FOR SHORTING LINE CONNECTING SIGNAL LINES OF FLAT PANEL DISPLAY DEVICE' [patent_app_type] => utility [patent_app_number] => 13/278459 [patent_app_country] => US [patent_app_date] => 2011-10-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4009 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0097/20120097426.pdf [firstpage_image] =>[orig_patent_app_number] => 13278459 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8729575 [patent_doc_number] => 20130075143 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-03-28 [patent_title] => 'ELECTRONIC COMPONENT MODULE AND ITS MANUFACTURING METHOD' [patent_app_type] => utility [patent_app_number] => 13/278450 [patent_app_country] => US [patent_app_date] => 2011-10-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 7439 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13278450 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8415684 [patent_doc_number] => 20120243184 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-09-27 [patent_title] => 'DIFFERENTIAL SIGNAL PAIR TRANSMISSION STRUCTURE, WIRING BOARD AND ELECTRONIC MODULE' [patent_app_type] => utility [patent_app_number] => 13/275320 [patent_app_country] => US [patent_app_date] => 2011-10-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4382 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13275320 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9323879 [patent_doc_number] => 08658903 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-02-25 [patent_title] => 'Wired circuit board' [patent_app_type] => utility [patent_app_number] => 13/317365 [patent_app_country] => US [patent_app_date] => 2011-10-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 4774 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 187 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13317365 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9608621 [patent_doc_number] => 08785788 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-07-22 [patent_title] => 'Wiring board with built-in electronic component and method for manufacturing the same' [patent_app_type] => utility [patent_app_number] => 13/273532 [patent_app_country] => US [patent_app_date] => 2011-10-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 61 [patent_no_of_words] => 14448 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13273532 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8178942 [patent_doc_number] => 20120111625 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-05-10 [patent_title] => 'Printed circuit board and method for filling via hole thereof' [patent_app_type] => utility [patent_app_number] => 13/317291 [patent_app_country] => US [patent_app_date] => 2011-10-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7148 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0111/20120111625.pdf [firstpage_image] =>[orig_patent_app_number] => 13317291 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9167012 [patent_doc_number] => 08592690 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-11-26 [patent_title] => 'Circuit board having circumferential shielding layer' [patent_app_type] => utility [patent_app_number] => 13/241300 [patent_app_country] => US [patent_app_date] => 2011-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1352 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13241300 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8513175 [patent_doc_number] => 20120312584 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-12-13 [patent_title] => 'PACKAGE SUBSTRATE AND FABRICATION METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 13/241264 [patent_app_country] => US [patent_app_date] => 2011-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2657 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13241264 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9402079 [patent_doc_number] => 08692132 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-04-08 [patent_title] => 'Multilayered printed circuit board and method for manufacturing the same' [patent_app_type] => utility [patent_app_number] => 13/242488 [patent_app_country] => US [patent_app_date] => 2011-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 27 [patent_no_of_words] => 16636 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 266 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13242488 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7716156 [patent_doc_number] => 20120006590 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-01-12 [patent_title] => 'PRINTED CIRCUIT BOARD' [patent_app_type] => utility [patent_app_number] => 13/238745 [patent_app_country] => US [patent_app_date] => 2011-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2751 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0006/20120006590.pdf [firstpage_image] =>[orig_patent_app_number] => 13238745 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8897011 [patent_doc_number] => 08476533 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-07-02 [patent_title] => 'Printed circuit board' [patent_app_type] => utility [patent_app_number] => 13/238761 [patent_app_country] => US [patent_app_date] => 2011-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2760 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13238761 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8717299 [patent_doc_number] => 20130068516 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-03-21 [patent_title] => 'HIGH IO SUBSTRATES AND INTERPOSERS WITHOUT VIAS' [patent_app_type] => utility [patent_app_number] => 13/235725 [patent_app_country] => US [patent_app_date] => 2011-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 8914 [patent_no_of_claims] => 57 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13235725 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9286562 [patent_doc_number] => 08642892 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-02-04 [patent_title] => 'Circuit board with handles' [patent_app_type] => utility [patent_app_number] => 13/235451 [patent_app_country] => US [patent_app_date] => 2011-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 726 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 211 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13235451 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9496911 [patent_doc_number] => 08735731 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-05-27 [patent_title] => 'Flexible circuit board' [patent_app_type] => utility [patent_app_number] => 13/234551 [patent_app_country] => US [patent_app_date] => 2011-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 22 [patent_no_of_words] => 5513 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13234551 [rel_patent_id] =>[rel_patent_doc_number] =>)