
Brian Turner
Examiner (ID: 4389, Phone: (571)270-5411 , Office: P/2894 )
| Most Active Art Unit | 2894 |
| Art Unit(s) | 2894, 2818 |
| Total Applications | 860 |
| Issued Applications | 632 |
| Pending Applications | 120 |
| Abandoned Applications | 131 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17145471
[patent_doc_number] => 20210313484
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-07
[patent_title] => METHOD FOR AUTOMATIC FILM EXPANSION, STORAGE MEDIUM, AND DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/055910
[patent_app_country] => US
[patent_app_date] => 2019-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3959
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17055910
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/055910 | Method for automatic film expansion, storage medium, and device | Dec 1, 2019 | Issued |
Array
(
[id] => 16471705
[patent_doc_number] => 20200373243
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-26
[patent_title] => SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING THE SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 16/671625
[patent_app_country] => US
[patent_app_date] => 2019-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7301
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16671625
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/671625 | Semiconductor package and method of manufacturing the semiconductor package | Oct 31, 2019 | Issued |
Array
(
[id] => 15873433
[patent_doc_number] => 20200144120
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-07
[patent_title] => MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE WITH METAL FILM
[patent_app_type] => utility
[patent_app_number] => 16/671463
[patent_app_country] => US
[patent_app_date] => 2019-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13407
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 239
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16671463
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/671463 | Manufacturing method of semiconductor device with metal film | Oct 31, 2019 | Issued |
Array
(
[id] => 15874003
[patent_doc_number] => 20200144405
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-07
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/670412
[patent_app_country] => US
[patent_app_date] => 2019-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5847
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16670412
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/670412 | Semiconductor device and method of manufacturing the same | Oct 30, 2019 | Issued |
Array
(
[id] => 16812419
[patent_doc_number] => 20210134974
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-06
[patent_title] => Transistors with Reduced Defect and Methods Forming Same
[patent_app_type] => utility
[patent_app_number] => 16/669695
[patent_app_country] => US
[patent_app_date] => 2019-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9102
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16669695
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/669695 | Transistors with reduced defect and methods forming same | Oct 30, 2019 | Issued |
Array
(
[id] => 17848132
[patent_doc_number] => 11437519
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-09-06
[patent_title] => TFT device and manufacturing method of same, TFT array substrate, and display device
[patent_app_type] => utility
[patent_app_number] => 16/615288
[patent_app_country] => US
[patent_app_date] => 2019-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 21
[patent_no_of_words] => 5165
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16615288
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/615288 | TFT device and manufacturing method of same, TFT array substrate, and display device | Oct 24, 2019 | Issued |
Array
(
[id] => 15717615
[patent_doc_number] => 20200105575
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-02
[patent_title] => METHOD OF FORMING AN RF SILICON ON INSULATOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/578925
[patent_app_country] => US
[patent_app_date] => 2019-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2546
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16578925
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/578925 | METHOD OF FORMING AN RF SILICON ON INSULATOR DEVICE | Sep 22, 2019 | Abandoned |
Array
(
[id] => 16715659
[patent_doc_number] => 20210082806
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-18
[patent_title] => Assemblies Comprising Memory Cells and Select Gates
[patent_app_type] => utility
[patent_app_number] => 16/574417
[patent_app_country] => US
[patent_app_date] => 2019-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5619
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -27
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16574417
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/574417 | Assemblies comprising memory cells and select gates | Sep 17, 2019 | Issued |
Array
(
[id] => 16332559
[patent_doc_number] => 20200303525
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-24
[patent_title] => SEMICONDUCTOR DEVICE AND SEMICONDUCTOR CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 16/570201
[patent_app_country] => US
[patent_app_date] => 2019-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10085
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 390
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16570201
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/570201 | Semiconductor device and semiconductor circuit | Sep 12, 2019 | Issued |
Array
(
[id] => 17018365
[patent_doc_number] => 11088010
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-10
[patent_title] => Temporary bonding method with thermoplastic adhesive incorporating a rigid ring
[patent_app_type] => utility
[patent_app_number] => 16/570296
[patent_app_country] => US
[patent_app_date] => 2019-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 39
[patent_no_of_words] => 4209
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16570296
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/570296 | Temporary bonding method with thermoplastic adhesive incorporating a rigid ring | Sep 12, 2019 | Issued |
Array
(
[id] => 16944200
[patent_doc_number] => 11056451
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-06
[patent_title] => Semiconductor device manufacturing method and semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/569251
[patent_app_country] => US
[patent_app_date] => 2019-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 22
[patent_no_of_words] => 8192
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16569251
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/569251 | Semiconductor device manufacturing method and semiconductor device | Sep 11, 2019 | Issued |
Array
(
[id] => 16677459
[patent_doc_number] => 20210066225
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-04
[patent_title] => BOND PAD STRUCTURE WITH REDUCED STEP HEIGHT AND INCREASED ELECTRICAL ISOLATION
[patent_app_type] => utility
[patent_app_number] => 16/558556
[patent_app_country] => US
[patent_app_date] => 2019-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8845
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16558556
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/558556 | Bond pad structure with reduced step height and increased electrical isolation | Sep 2, 2019 | Issued |
Array
(
[id] => 16194269
[patent_doc_number] => 20200235118
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-23
[patent_title] => SEMICONDUCTOR STORAGE DEVICE AND MANUFACTURING METHOD OF SEMICONDUCTOR STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/558654
[patent_app_country] => US
[patent_app_date] => 2019-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4484
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16558654
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/558654 | Semiconductor storage device and manufacturing method of semiconductor storage device | Sep 2, 2019 | Issued |
Array
(
[id] => 16660569
[patent_doc_number] => 20210057206
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-25
[patent_title] => METHOD OF MANUFACTURING SEMICONDUCTOR STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/548867
[patent_app_country] => US
[patent_app_date] => 2019-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6824
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16548867
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/548867 | Method of manufacturing semiconductor structure | Aug 22, 2019 | Issued |
Array
(
[id] => 16316232
[patent_doc_number] => 20200294970
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-17
[patent_title] => INTEGRATED CIRCUIT CHIP, METHOD OF MANUFACTURING THE INTEGRATED CIRCUIT CHIP, AND INTEGRATED CIRCUIT PACKAGE AND DISPLAY APPARATUS INCLUDING THE INTEGRATED CIRCUIT CHIP
[patent_app_type] => utility
[patent_app_number] => 16/548406
[patent_app_country] => US
[patent_app_date] => 2019-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12284
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16548406
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/548406 | Integrated circuit chip, method of manufacturing the integrated circuit chip, and integrated circuit package and display apparatus including the integrated circuit chip | Aug 21, 2019 | Issued |
Array
(
[id] => 15568685
[patent_doc_number] => 20200068754
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-27
[patent_title] => METHOD OF ARRANGING A HUGE AMOUNT OF CHIPS
[patent_app_type] => utility
[patent_app_number] => 16/548715
[patent_app_country] => US
[patent_app_date] => 2019-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2938
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16548715
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/548715 | METHOD OF ARRANGING A HUGE AMOUNT OF CHIPS | Aug 21, 2019 | Abandoned |
Array
(
[id] => 15260165
[patent_doc_number] => 20190378816
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-12
[patent_title] => CARRIER AND INTEGRATED MEMORY
[patent_app_type] => utility
[patent_app_number] => 16/546802
[patent_app_country] => US
[patent_app_date] => 2019-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14024
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16546802
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/546802 | Carrier and integrated memory | Aug 20, 2019 | Issued |
Array
(
[id] => 16210432
[patent_doc_number] => 20200243422
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-30
[patent_title] => SEMICONDUCTOR PACKAGES INCLUDING BRIDGE DIE
[patent_app_type] => utility
[patent_app_number] => 16/545896
[patent_app_country] => US
[patent_app_date] => 2019-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7700
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16545896
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/545896 | Semiconductor packages including bridge die | Aug 19, 2019 | Issued |
Array
(
[id] => 16973711
[patent_doc_number] => 11069693
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-20
[patent_title] => Method for improving control gate uniformity during manufacture of processors with embedded flash memory
[patent_app_type] => utility
[patent_app_number] => 16/545713
[patent_app_country] => US
[patent_app_date] => 2019-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 5741
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16545713
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/545713 | Method for improving control gate uniformity during manufacture of processors with embedded flash memory | Aug 19, 2019 | Issued |
Array
(
[id] => 15218585
[patent_doc_number] => 20190371979
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-05
[patent_title] => LIGHT-EMITTING DEVICE AND METHOD FOR MANUFACTURING SAME
[patent_app_type] => utility
[patent_app_number] => 16/544412
[patent_app_country] => US
[patent_app_date] => 2019-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4772
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16544412
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/544412 | Light-emitting device and method for manufacturing same | Aug 18, 2019 | Issued |