
Brian Turner
Examiner (ID: 2043, Phone: (571)270-5411 , Office: P/2894 )
| Most Active Art Unit | 2894 |
| Art Unit(s) | 2894, 2818 |
| Total Applications | 877 |
| Issued Applications | 648 |
| Pending Applications | 113 |
| Abandoned Applications | 131 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16187408
[patent_doc_number] => 10720751
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-21
[patent_title] => Optical package structure, optical module, and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/118228
[patent_app_country] => US
[patent_app_date] => 2018-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 15
[patent_no_of_words] => 5553
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16118228
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/118228 | Optical package structure, optical module, and method for manufacturing the same | Aug 29, 2018 | Issued |
Array
(
[id] => 14379891
[patent_doc_number] => 20190163858
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-30
[patent_title] => METHOD OF DESIGNING A MASK AND METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE USING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/117086
[patent_app_country] => US
[patent_app_date] => 2018-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6008
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16117086
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/117086 | Method of designing a mask and method of manufacturing a semiconductor device using the same | Aug 29, 2018 | Issued |
Array
(
[id] => 17607296
[patent_doc_number] => 11335788
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-17
[patent_title] => Semiconductor devices, transistors, and related methods for contacting metal oxide semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 16/118064
[patent_app_country] => US
[patent_app_date] => 2018-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 25
[patent_no_of_words] => 9168
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16118064
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/118064 | Semiconductor devices, transistors, and related methods for contacting metal oxide semiconductor devices | Aug 29, 2018 | Issued |
Array
(
[id] => 13996715
[patent_doc_number] => 20190067515
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-28
[patent_title] => METHOD OF MANUFACTURING LIGHT-EMITTING ELEMENT
[patent_app_type] => utility
[patent_app_number] => 16/116820
[patent_app_country] => US
[patent_app_date] => 2018-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5986
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 315
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16116820
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/116820 | Method of manufacturing light-emitting element | Aug 28, 2018 | Issued |
Array
(
[id] => 15598277
[patent_doc_number] => 20200075673
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-05
[patent_title] => NOVEL RESISTIVE RANDOM ACCESS MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/116308
[patent_app_country] => US
[patent_app_date] => 2018-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10275
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16116308
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/116308 | Resistive random access memory device | Aug 28, 2018 | Issued |
Array
(
[id] => 15791943
[patent_doc_number] => 10629704
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-21
[patent_title] => Semiconductor device and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/116633
[patent_app_country] => US
[patent_app_date] => 2018-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 9001
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 310
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16116633
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/116633 | Semiconductor device and method for manufacturing the same | Aug 28, 2018 | Issued |
Array
(
[id] => 15250147
[patent_doc_number] => 10510602
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-17
[patent_title] => Methods of producing self-aligned vias
[patent_app_type] => utility
[patent_app_number] => 16/116412
[patent_app_country] => US
[patent_app_date] => 2018-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 38
[patent_no_of_words] => 11247
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16116412
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/116412 | Methods of producing self-aligned vias | Aug 28, 2018 | Issued |
Array
(
[id] => 15985247
[patent_doc_number] => 10672963
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-02
[patent_title] => Method of manufacturing substrate and method of manufacturing light emitting device
[patent_app_type] => utility
[patent_app_number] => 16/116494
[patent_app_country] => US
[patent_app_date] => 2018-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 20
[patent_no_of_words] => 8040
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 237
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16116494
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/116494 | Method of manufacturing substrate and method of manufacturing light emitting device | Aug 28, 2018 | Issued |
Array
(
[id] => 13995891
[patent_doc_number] => 20190067103
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-28
[patent_title] => METHODS OF PRODUCING SELF-ALIGNED GROWN VIA
[patent_app_type] => utility
[patent_app_number] => 16/116421
[patent_app_country] => US
[patent_app_date] => 2018-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11300
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16116421
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/116421 | Methods of producing self-aligned grown via | Aug 28, 2018 | Issued |
Array
(
[id] => 17424225
[patent_doc_number] => 11257686
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-22
[patent_title] => Laser annealing apparatus and sheet resistance calculation apparatus
[patent_app_type] => utility
[patent_app_number] => 16/116066
[patent_app_country] => US
[patent_app_date] => 2018-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 3148
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16116066
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/116066 | Laser annealing apparatus and sheet resistance calculation apparatus | Aug 28, 2018 | Issued |
Array
(
[id] => 13630063
[patent_doc_number] => 20180366584
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-20
[patent_title] => SIGE SOURCE/DRAIN STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/112640
[patent_app_country] => US
[patent_app_date] => 2018-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3791
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16112640
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/112640 | SiGe source/drain structure | Aug 23, 2018 | Issued |
Array
(
[id] => 13581897
[patent_doc_number] => 20180342497
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-29
[patent_title] => INTEGRATED SEMICONDUCTOR DEVICE HAVING ISOLATION STRUCTURE FOR REDUCING NOISE
[patent_app_type] => utility
[patent_app_number] => 16/037617
[patent_app_country] => US
[patent_app_date] => 2018-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7792
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16037617
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/037617 | Integrated semiconductor device having isolation structure for reducing noise | Jul 16, 2018 | Issued |
Array
(
[id] => 13559363
[patent_doc_number] => 20180331229
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-15
[patent_title] => SEMICONDUCTOR DEVICE AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/030928
[patent_app_country] => US
[patent_app_date] => 2018-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 35020
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16030928
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/030928 | Semiconductor device and electronic device | Jul 9, 2018 | Issued |
Array
(
[id] => 16440574
[patent_doc_number] => 20200357901
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-12
[patent_title] => METAL OXIDE TFT, MANUFACTURING METHOD THEREOF, AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/076276
[patent_app_country] => US
[patent_app_date] => 2018-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2229
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16076276
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/076276 | Metal oxide TFT, manufacturing method thereof, and display device | Jul 9, 2018 | Issued |
Array
(
[id] => 13562393
[patent_doc_number] => 20180332744
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-15
[patent_title] => METHOD AND APPARATUS FOR USE IN THE MANUFACTURE OF A DISPLAY ELEMENT
[patent_app_type] => utility
[patent_app_number] => 16/027180
[patent_app_country] => US
[patent_app_date] => 2018-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4521
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16027180
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/027180 | Method and apparatus for use in the manufacture of a display element | Jul 2, 2018 | Issued |
Array
(
[id] => 15332493
[patent_doc_number] => 20200006576
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-02
[patent_title] => CHANNEL LAYER FORMATION FOR III-V METAL-OXIDE-SEMICONDUCTOR FIELD EFFECT TRANSISTORS (MOSFETS)
[patent_app_type] => utility
[patent_app_number] => 16/024701
[patent_app_country] => US
[patent_app_date] => 2018-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9081
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16024701
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/024701 | Channel layer formation for III-V metal-oxide-semiconductor field effect transistors (MOSFETs) | Jun 28, 2018 | Issued |
Array
(
[id] => 13435613
[patent_doc_number] => 20180269349
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-20
[patent_title] => NITRIDE SEMICONDUCTOR STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 15/981864
[patent_app_country] => US
[patent_app_date] => 2018-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2815
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15981864
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/981864 | NITRIDE SEMICONDUCTOR STRUCTURE | May 15, 2018 | Abandoned |
Array
(
[id] => 16048091
[patent_doc_number] => 10685929
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-16
[patent_title] => Fan-out semiconductor package
[patent_app_type] => utility
[patent_app_number] => 15/958699
[patent_app_country] => US
[patent_app_date] => 2018-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 16
[patent_no_of_words] => 11126
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15958699
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/958699 | Fan-out semiconductor package | Apr 19, 2018 | Issued |
Array
(
[id] => 14446597
[patent_doc_number] => 20190181172
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-13
[patent_title] => FAN-OUT SENSOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 15/958625
[patent_app_country] => US
[patent_app_date] => 2018-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10532
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15958625
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/958625 | FAN-OUT SENSOR PACKAGE | Apr 19, 2018 | Abandoned |
Array
(
[id] => 15315659
[patent_doc_number] => 10522546
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-31
[patent_title] => FinFET devices with dummy fins having multiple dielectric layers
[patent_app_type] => utility
[patent_app_number] => 15/958542
[patent_app_country] => US
[patent_app_date] => 2018-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 8276
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15958542
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/958542 | FinFET devices with dummy fins having multiple dielectric layers | Apr 19, 2018 | Issued |