
Brian Turner
Examiner (ID: 2043, Phone: (571)270-5411 , Office: P/2894 )
| Most Active Art Unit | 2894 |
| Art Unit(s) | 2894, 2818 |
| Total Applications | 877 |
| Issued Applications | 648 |
| Pending Applications | 113 |
| Abandoned Applications | 131 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 12012782
[patent_doc_number] => 09806105
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-10-31
[patent_title] => 'Thin film transistor substrate, display device including a thin film transistor substrate, and method of forming a thin film transistor substrate'
[patent_app_type] => utility
[patent_app_number] => 15/295128
[patent_app_country] => US
[patent_app_date] => 2016-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8336
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15295128
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/295128 | Thin film transistor substrate, display device including a thin film transistor substrate, and method of forming a thin film transistor substrate | Oct 16, 2016 | Issued |
Array
(
[id] => 11694577
[patent_doc_number] => 20170170294
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-15
[patent_title] => 'STRUCTURE AND METHOD TO MINIMIZE JUNCTION CAPACITANCE IN NANO SHEETS'
[patent_app_type] => utility
[patent_app_number] => 15/295130
[patent_app_country] => US
[patent_app_date] => 2016-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 4583
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15295130
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/295130 | Structure and method to minimize junction capacitance in NANO sheets | Oct 16, 2016 | Issued |
Array
(
[id] => 11539394
[patent_doc_number] => 09613810
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-04-04
[patent_title] => 'Silicon carbide semiconductor devices having nitrogen-doped interface'
[patent_app_type] => utility
[patent_app_number] => 15/295968
[patent_app_country] => US
[patent_app_date] => 2016-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2603
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15295968
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/295968 | Silicon carbide semiconductor devices having nitrogen-doped interface | Oct 16, 2016 | Issued |
Array
(
[id] => 13485733
[patent_doc_number] => 20180294409
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-11
[patent_title] => DIRECT FORMATION POROUS MATERIALS FOR ELECTRONIC DEVICES
[patent_app_type] => utility
[patent_app_number] => 15/766915
[patent_app_country] => US
[patent_app_date] => 2016-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4366
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15766915
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/766915 | DIRECT FORMATION POROUS MATERIALS FOR ELECTRONIC DEVICES | Oct 6, 2016 | Abandoned |
Array
(
[id] => 14201963
[patent_doc_number] => 10268093
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-23
[patent_title] => Array substrate and the preparation method thereof, liquid crystal panel
[patent_app_type] => utility
[patent_app_number] => 15/308140
[patent_app_country] => US
[patent_app_date] => 2016-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 1995
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15308140
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/308140 | Array substrate and the preparation method thereof, liquid crystal panel | Sep 25, 2016 | Issued |
Array
(
[id] => 11623129
[patent_doc_number] => 20170133316
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-11
[patent_title] => 'SEMICONDUCTOR DEVICE WITH STACKED TERMINALS'
[patent_app_type] => utility
[patent_app_number] => 15/274734
[patent_app_country] => US
[patent_app_date] => 2016-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4909
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15274734
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/274734 | SEMICONDUCTOR DEVICE WITH STACKED TERMINALS | Sep 22, 2016 | Abandoned |
Array
(
[id] => 13682483
[patent_doc_number] => 20160379978
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-29
[patent_title] => SEMICONDUCTOR DEVICE AND FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/263593
[patent_app_country] => US
[patent_app_date] => 2016-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6285
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15263593
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/263593 | Semiconductor device and fabricating the same | Sep 12, 2016 | Issued |
Array
(
[id] => 11918558
[patent_doc_number] => 09786751
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-10-10
[patent_title] => 'Semiconductor structures with field effect transistor(s) having low-resistance source/drain contact(s)'
[patent_app_type] => utility
[patent_app_number] => 15/263551
[patent_app_country] => US
[patent_app_date] => 2016-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 19
[patent_no_of_words] => 14841
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 263
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15263551
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/263551 | Semiconductor structures with field effect transistor(s) having low-resistance source/drain contact(s) | Sep 12, 2016 | Issued |
Array
(
[id] => 11453208
[patent_doc_number] => 09576859
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-02-21
[patent_title] => 'Semiconductor device and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 15/255316
[patent_app_country] => US
[patent_app_date] => 2016-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5694
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15255316
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/255316 | Semiconductor device and method for fabricating the same | Sep 1, 2016 | Issued |
Array
(
[id] => 11883653
[patent_doc_number] => 09754834
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-05
[patent_title] => 'Method of electrically isolating leads of a lead frame strip by laser beam cutting'
[patent_app_type] => utility
[patent_app_number] => 15/254454
[patent_app_country] => US
[patent_app_date] => 2016-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 21
[patent_no_of_words] => 4759
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 228
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15254454
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/254454 | Method of electrically isolating leads of a lead frame strip by laser beam cutting | Aug 31, 2016 | Issued |
Array
(
[id] => 14398165
[patent_doc_number] => 10312376
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-04
[patent_title] => Thin film transistor and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/128202
[patent_app_country] => US
[patent_app_date] => 2016-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 10
[patent_no_of_words] => 2997
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 300
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15128202
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/128202 | Thin film transistor and method for manufacturing the same | Aug 10, 2016 | Issued |
Array
(
[id] => 12918574
[patent_doc_number] => 20180198034
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-12
[patent_title] => OPTOELECTRONIC COMPONENT COMPRISING A CONVERSION ELEMENT, METHOD OF PRODUCING AN OPTOELECTRONIC COMPONENT COMPRISING A CONVERSION ELEMENT, AND USE OF AN OPTOELECTRONIC COMPONENT COMPRISING A CONVERSION ELEMENT
[patent_app_type] => utility
[patent_app_number] => 15/744400
[patent_app_country] => US
[patent_app_date] => 2016-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6108
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15744400
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/744400 | Optoelectronic component comprising a conversion element, method of producing an optoelectronic component comprising a conversion element, and use of an optoelectronic component comprising a conversion element | Aug 3, 2016 | Issued |
Array
(
[id] => 11293633
[patent_doc_number] => 20160343566
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-11-24
[patent_title] => 'SUBSTRATE WITH CRYSTALLIZED SILICON FILM AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/227454
[patent_app_country] => US
[patent_app_date] => 2016-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4448
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15227454
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/227454 | Substrate with crystallized silicon film and manufacturing method thereof | Aug 2, 2016 | Issued |
Array
(
[id] => 14492491
[patent_doc_number] => 10333048
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-25
[patent_title] => Universal topological quantum computers based on majorana nanowire networks
[patent_app_type] => utility
[patent_app_number] => 15/224163
[patent_app_country] => US
[patent_app_date] => 2016-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 38
[patent_no_of_words] => 24263
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 26
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15224163
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/224163 | Universal topological quantum computers based on majorana nanowire networks | Jul 28, 2016 | Issued |
Array
(
[id] => 13331839
[patent_doc_number] => 20180217457
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-02
[patent_title] => ARRAY SUBSTRATE AND MANUFACTURE METHOD THEREOF, LIQUID CRYSTAL DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 15/125193
[patent_app_country] => US
[patent_app_date] => 2016-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2989
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15125193
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/125193 | Array substrate and manufacture method thereof, liquid crystal display panel | Jul 19, 2016 | Issued |
Array
(
[id] => 13321159
[patent_doc_number] => 20180212117
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-26
[patent_title] => LIGHT-EMITTING DEVICE PACKAGE
[patent_app_type] => utility
[patent_app_number] => 15/744698
[patent_app_country] => US
[patent_app_date] => 2016-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13967
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15744698
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/744698 | Light-emitting device package | Jul 17, 2016 | Issued |
Array
(
[id] => 11746647
[patent_doc_number] => 20170200720
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-13
[patent_title] => 'LOW RESISTIVE ELECTRODE FOR AN EXTENDABLE HIGH-K METAL GATE STACK'
[patent_app_type] => utility
[patent_app_number] => 15/209201
[patent_app_country] => US
[patent_app_date] => 2016-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4646
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15209201
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/209201 | Low resistive electrode for an extendable high-k metal gate stack | Jul 12, 2016 | Issued |
Array
(
[id] => 11599811
[patent_doc_number] => 09646990
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-05-09
[patent_title] => 'NAND memory strings and methods of fabrication thereof'
[patent_app_type] => utility
[patent_app_number] => 15/179318
[patent_app_country] => US
[patent_app_date] => 2016-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 27
[patent_no_of_words] => 9453
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 302
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15179318
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/179318 | NAND memory strings and methods of fabrication thereof | Jun 9, 2016 | Issued |
Array
(
[id] => 11087841
[patent_doc_number] => 20160284809
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-29
[patent_title] => 'METHOD FOR MANUFACTURING THIN FILM TRANSISTOR, AND THIN FILM TRANSISTOR THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/176388
[patent_app_country] => US
[patent_app_date] => 2016-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4073
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15176388
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/176388 | Method for manufacturing thin film transistor, and thin film transistor thereof | Jun 7, 2016 | Issued |
Array
(
[id] => 12147728
[patent_doc_number] => 09881990
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-01-30
[patent_title] => 'Integrated inductor for integrated circuit devices'
[patent_app_type] => utility
[patent_app_number] => 15/169665
[patent_app_country] => US
[patent_app_date] => 2016-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 26
[patent_no_of_words] => 6916
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15169665
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/169665 | Integrated inductor for integrated circuit devices | May 30, 2016 | Issued |