
Brian Turner
Examiner (ID: 2043, Phone: (571)270-5411 , Office: P/2894 )
| Most Active Art Unit | 2894 |
| Art Unit(s) | 2894, 2818 |
| Total Applications | 877 |
| Issued Applications | 648 |
| Pending Applications | 113 |
| Abandoned Applications | 131 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14248855
[patent_doc_number] => 10274624
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-30
[patent_title] => Determining node depth and water column transit velocity
[patent_app_type] => utility
[patent_app_number] => 14/864345
[patent_app_country] => US
[patent_app_date] => 2015-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 10437
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 623
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14864345
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/864345 | Determining node depth and water column transit velocity | Sep 23, 2015 | Issued |
Array
(
[id] => 10537879
[patent_doc_number] => 09263516
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-02-16
[patent_title] => 'Product comprised of FinFET devices with single diffusion break isolation structures'
[patent_app_type] => utility
[patent_app_number] => 14/823319
[patent_app_country] => US
[patent_app_date] => 2015-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 22
[patent_no_of_words] => 5282
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14823319
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/823319 | Product comprised of FinFET devices with single diffusion break isolation structures | Aug 10, 2015 | Issued |
Array
(
[id] => 11544195
[patent_doc_number] => 20170098020
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-06
[patent_title] => 'Modeling Casing/Riser Wear And Friction Factor Using Discrete Inversion Techniques'
[patent_app_type] => utility
[patent_app_number] => 15/311980
[patent_app_country] => US
[patent_app_date] => 2015-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6159
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15311980
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/311980 | Modeling casing/riser wear and friction factor using discrete inversion techniques | Jul 27, 2015 | Issued |
Array
(
[id] => 11890872
[patent_doc_number] => 09761437
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-12
[patent_title] => 'Method of manufacturing semiconductor device, substrate processing method and substrate processing apparatus'
[patent_app_type] => utility
[patent_app_number] => 14/803336
[patent_app_country] => US
[patent_app_date] => 2015-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 16
[patent_no_of_words] => 22949
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14803336
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/803336 | Method of manufacturing semiconductor device, substrate processing method and substrate processing apparatus | Jul 19, 2015 | Issued |
Array
(
[id] => 10802863
[patent_doc_number] => 20160149020
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-26
[patent_title] => 'REDUCING DIRECT SOURCE-TO-DRAIN TUNNELING IN FIELD EFFECT TRANSISTORS WITH LOW EFFECTIVE MASS CHANNELS'
[patent_app_type] => utility
[patent_app_number] => 14/802722
[patent_app_country] => US
[patent_app_date] => 2015-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8912
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14802722
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/802722 | Reducing direct source-to-drain tunneling in field effect transistors with low effective mass channels | Jul 16, 2015 | Issued |
Array
(
[id] => 14553891
[patent_doc_number] => 10345398
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-07-09
[patent_title] => Systems and methods for vector hysteresis analysis
[patent_app_type] => utility
[patent_app_number] => 14/796374
[patent_app_country] => US
[patent_app_date] => 2015-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 5873
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14796374
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/796374 | Systems and methods for vector hysteresis analysis | Jul 9, 2015 | Issued |
Array
(
[id] => 11384095
[patent_doc_number] => 20170010151
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-12
[patent_title] => 'SYSTEM AND METHOD FOR COMPENSATING SPECTROPHOTOMETER THERMAL DRIFT WITHOUT DIRECT TEMPERATURE MEASUREMENT'
[patent_app_type] => utility
[patent_app_number] => 14/796628
[patent_app_country] => US
[patent_app_date] => 2015-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4076
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14796628
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/796628 | SYSTEM AND METHOD FOR COMPENSATING SPECTROPHOTOMETER THERMAL DRIFT WITHOUT DIRECT TEMPERATURE MEASUREMENT | Jul 9, 2015 | Abandoned |
Array
(
[id] => 10426185
[patent_doc_number] => 20150311196
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-29
[patent_title] => 'Integrated Semiconductor Device Having a Level Shifter'
[patent_app_type] => utility
[patent_app_number] => 14/795207
[patent_app_country] => US
[patent_app_date] => 2015-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 11056
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14795207
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/795207 | Integrated semiconductor device having a level shifter | Jul 8, 2015 | Issued |
Array
(
[id] => 11710430
[patent_doc_number] => 20170178929
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-22
[patent_title] => 'A Method For Low Temperature Bonding Of Wafers'
[patent_app_type] => utility
[patent_app_number] => 15/321701
[patent_app_country] => US
[patent_app_date] => 2015-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 6053
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15321701
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/321701 | Method for low temperature bonding of wafers | Jul 8, 2015 | Issued |
Array
(
[id] => 11619938
[patent_doc_number] => 20170130125
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-11
[patent_title] => 'METHOD OF MANUFACTURING SURFACE-TREATED PHOSPHOR, SURFACE-TREATED PHOSPHOR, WAVELENGTH CONVERSION MEMBER, AND LIGHT EMISSION DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/322130
[patent_app_country] => US
[patent_app_date] => 2015-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 9361
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15322130
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/322130 | METHOD OF MANUFACTURING SURFACE-TREATED PHOSPHOR, SURFACE-TREATED PHOSPHOR, WAVELENGTH CONVERSION MEMBER, AND LIGHT EMISSION DEVICE | Jun 28, 2015 | Abandoned |
Array
(
[id] => 12195793
[patent_doc_number] => 09899532
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-02-20
[patent_title] => 'Thin-film transistor and manufacturing method thereof, array substrate and manufacturing method thereof, and display apparatus'
[patent_app_type] => utility
[patent_app_number] => 14/785816
[patent_app_country] => US
[patent_app_date] => 2015-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 11
[patent_no_of_words] => 6022
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14785816
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/785816 | Thin-film transistor and manufacturing method thereof, array substrate and manufacturing method thereof, and display apparatus | Jun 18, 2015 | Issued |
Array
(
[id] => 11130867
[patent_doc_number] => 20160327841
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-11-10
[patent_title] => 'DISPLAY PANEL AND MANUFACTURING METHOD THEREOF, DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/906095
[patent_app_country] => US
[patent_app_date] => 2015-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 10359
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14906095
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/906095 | Display panel and manufacturing method thereof, display device | Jun 14, 2015 | Issued |
Array
(
[id] => 10675609
[patent_doc_number] => 20160021754
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-01-21
[patent_title] => 'SMD, IPD, AND/OR WIRE MOUNT IN A PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 14/737210
[patent_app_country] => US
[patent_app_date] => 2015-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 53
[patent_figures_cnt] => 53
[patent_no_of_words] => 10399
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14737210
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/737210 | SMD, IPD, and/or wire mount in a package | Jun 10, 2015 | Issued |
Array
(
[id] => 11586058
[patent_doc_number] => 09640712
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-05-02
[patent_title] => 'Nitride semiconductor structure and semiconductor light emitting device including the same'
[patent_app_type] => utility
[patent_app_number] => 14/732798
[patent_app_country] => US
[patent_app_date] => 2015-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2921
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14732798
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/732798 | Nitride semiconductor structure and semiconductor light emitting device including the same | Jun 7, 2015 | Issued |
Array
(
[id] => 11524615
[patent_doc_number] => 09608026
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-03-28
[patent_title] => 'Through via structure, methods of forming the same'
[patent_app_type] => utility
[patent_app_number] => 14/726935
[patent_app_country] => US
[patent_app_date] => 2015-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 46
[patent_no_of_words] => 16870
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14726935
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/726935 | Through via structure, methods of forming the same | May 31, 2015 | Issued |
Array
(
[id] => 10378219
[patent_doc_number] => 20150263226
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-17
[patent_title] => 'SEMICONDUCTOR STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 14/727786
[patent_app_country] => US
[patent_app_date] => 2015-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3493
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14727786
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/727786 | Semiconductor structure | May 31, 2015 | Issued |
Array
(
[id] => 11578772
[patent_doc_number] => 09634042
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-04-25
[patent_title] => 'Display substrate, method for manufacturing the same, and display device'
[patent_app_type] => utility
[patent_app_number] => 14/888317
[patent_app_country] => US
[patent_app_date] => 2015-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 4156
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14888317
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/888317 | Display substrate, method for manufacturing the same, and display device | May 18, 2015 | Issued |
Array
(
[id] => 11315734
[patent_doc_number] => 20160351844
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-01
[patent_title] => 'PACKAGING METHOD, PACKAGING STRUCTURE AND DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/785643
[patent_app_country] => US
[patent_app_date] => 2015-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3198
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14785643
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/785643 | Packaging method, packaging structure and display device | Apr 27, 2015 | Issued |
Array
(
[id] => 10343858
[patent_doc_number] => 20150228863
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-13
[patent_title] => 'METHOD FOR FABRICATING MICROSTRUCTURE TO GENERATE SURFACE PLASMON WAVES'
[patent_app_type] => utility
[patent_app_number] => 14/694553
[patent_app_country] => US
[patent_app_date] => 2015-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4678
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14694553
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/694553 | Method for fabricating microstructure to generate surface plasmon waves | Apr 22, 2015 | Issued |
Array
(
[id] => 11648981
[patent_doc_number] => 20170144882
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-25
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/300363
[patent_app_country] => US
[patent_app_date] => 2015-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5820
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15300363
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/300363 | Semiconductor device | Apr 16, 2015 | Issued |