
Brianne E. Kalach
Examiner (ID: 19328)
| Most Active Art Unit | 3776 |
| Art Unit(s) | 3776, 3732, 3772 |
| Total Applications | 875 |
| Issued Applications | 331 |
| Pending Applications | 6 |
| Abandoned Applications | 536 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20457608
[patent_doc_number] => 12520680
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-01-06
[patent_title] => Electronic apparatus and display device
[patent_app_type] => utility
[patent_app_number] => 17/886617
[patent_app_country] => US
[patent_app_date] => 2022-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 2313
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 272
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17886617
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/886617 | Electronic apparatus and display device | Aug 11, 2022 | Issued |
Array
(
[id] => 18230001
[patent_doc_number] => 20230068995
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-02
[patent_title] => THREE-DIMENSIONAL MEMORY AND FABRICATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/875016
[patent_app_country] => US
[patent_app_date] => 2022-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6041
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17875016
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/875016 | Three-dimensional memory and fabrication method thereof | Jul 26, 2022 | Issued |
Array
(
[id] => 19484395
[patent_doc_number] => 20240332437
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => PROCESS FOR FABRICATING AN OPTOELECTRONIC DEVICE COMPRISING A STEP OF PRODUCING A THIN CONDUCTIVE LAYER CONFORMALLY AND CONTINOUSLY BY DIRECTIONAL DEPOSITION
[patent_app_type] => utility
[patent_app_number] => 18/293155
[patent_app_country] => US
[patent_app_date] => 2022-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6433
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 234
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18293155
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/293155 | PROCESS FOR FABRICATING AN OPTOELECTRONIC DEVICE COMPRISING A STEP OF PRODUCING A THIN CONDUCTIVE LAYER CONFORMALLY AND CONTINOUSLY BY DIRECTIONAL DEPOSITION | Jul 26, 2022 | Pending |
Array
(
[id] => 18883133
[patent_doc_number] => 20240006502
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-04
[patent_title] => FIELD EFFECT TRANSISTORS WITH 2-DIMENSIONAL ELECTRON GAS CHANNELS
[patent_app_type] => utility
[patent_app_number] => 17/856602
[patent_app_country] => US
[patent_app_date] => 2022-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9320
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17856602
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/856602 | FIELD EFFECT TRANSISTORS WITH 2-DIMENSIONAL ELECTRON GAS CHANNELS | Jun 30, 2022 | Abandoned |
Array
(
[id] => 18884916
[patent_doc_number] => 20240008285
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-04
[patent_title] => BACKSIDE REVEAL FOR LAYERED MULTI-CAPACITOR SINGLE TRANSISTOR MEMORY SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 17/856877
[patent_app_country] => US
[patent_app_date] => 2022-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13637
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17856877
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/856877 | BACKSIDE REVEAL FOR LAYERED MULTI-CAPACITOR SINGLE TRANSISTOR MEMORY SYSTEMS | Jun 30, 2022 | Pending |
Array
(
[id] => 18884922
[patent_doc_number] => 20240008291
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-04
[patent_title] => PROGRAMMABLE CAPACITOR MEMORY ARRAYS WITH STACKED ACCESS TRANSISTORS
[patent_app_type] => utility
[patent_app_number] => 17/856872
[patent_app_country] => US
[patent_app_date] => 2022-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13080
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17856872
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/856872 | PROGRAMMABLE CAPACITOR MEMORY ARRAYS WITH STACKED ACCESS TRANSISTORS | Jun 30, 2022 | Pending |
Array
(
[id] => 18126176
[patent_doc_number] => 20230011795
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-12
[patent_title] => LIGHT EMITTING DIODE
[patent_app_type] => utility
[patent_app_number] => 17/853068
[patent_app_country] => US
[patent_app_date] => 2022-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6417
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17853068
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/853068 | Light emitting diode | Jun 28, 2022 | Issued |
Array
(
[id] => 18866096
[patent_doc_number] => 20230420533
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-28
[patent_title] => INTEGRATED CIRCUIT STRUCTURES HAVING AOI GATES WITH ROUTING ACROSS NANOWIRES
[patent_app_type] => utility
[patent_app_number] => 17/851960
[patent_app_country] => US
[patent_app_date] => 2022-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14935
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17851960
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/851960 | INTEGRATED CIRCUIT STRUCTURES HAVING AOI GATES WITH ROUTING ACROSS NANOWIRES | Jun 27, 2022 | Issued |
Array
(
[id] => 18866066
[patent_doc_number] => 20230420503
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-28
[patent_title] => COMMON SELF ALIGNED GATE CONTACT FOR STACKED TRANSISTOR STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 17/808566
[patent_app_country] => US
[patent_app_date] => 2022-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4471
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17808566
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/808566 | Common self aligned gate contact for stacked transistor structures | Jun 23, 2022 | Issued |
Array
(
[id] => 20267060
[patent_doc_number] => 12438059
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-07
[patent_title] => Semiconductor package
[patent_app_type] => utility
[patent_app_number] => 17/847130
[patent_app_country] => US
[patent_app_date] => 2022-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 8552
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 267
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17847130
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/847130 | Semiconductor package | Jun 21, 2022 | Issued |
Array
(
[id] => 18848988
[patent_doc_number] => 20230411392
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => GATE-ALL-AROUND DEVICES HAVING DIFFERENT SPACER THICKNESSES
[patent_app_type] => utility
[patent_app_number] => 17/845402
[patent_app_country] => US
[patent_app_date] => 2022-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10621
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17845402
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/845402 | GATE-ALL-AROUND DEVICES HAVING DIFFERENT SPACER THICKNESSES | Jun 20, 2022 | Pending |
Array
(
[id] => 18849053
[patent_doc_number] => 20230411457
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/844044
[patent_app_country] => US
[patent_app_date] => 2022-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9036
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17844044
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/844044 | Semiconductor device and method of manufacturing thereof | Jun 18, 2022 | Issued |
Array
(
[id] => 18813019
[patent_doc_number] => 20230387356
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => LIGHT-EMITTING DIODE PACKAGES WITH LEAD FRAME STRUCTURES FOR FLIP-CHIP MOUNTING OF LIGHT-EMITTING DIODE CHIPS
[patent_app_type] => utility
[patent_app_number] => 17/804648
[patent_app_country] => US
[patent_app_date] => 2022-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10670
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -25
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17804648
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/804648 | Light-emitting diode packages with lead frame structures for flip-chip mounting of light-emitting diode chips | May 30, 2022 | Issued |
Array
(
[id] => 20119630
[patent_doc_number] => 12369369
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-22
[patent_title] => Field effect transistor with asymmetrical source/drain region and method
[patent_app_type] => utility
[patent_app_number] => 17/751573
[patent_app_country] => US
[patent_app_date] => 2022-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 41
[patent_figures_cnt] => 47
[patent_no_of_words] => 9645
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17751573
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/751573 | Field effect transistor with asymmetrical source/drain region and method | May 22, 2022 | Issued |
Array
(
[id] => 18533160
[patent_doc_number] => 20230238235
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-27
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SAME
[patent_app_type] => utility
[patent_app_number] => 17/746452
[patent_app_country] => US
[patent_app_date] => 2022-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6359
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17746452
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/746452 | SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SAME | May 16, 2022 | Abandoned |
Array
(
[id] => 19384564
[patent_doc_number] => 20240274434
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-15
[patent_title] => SILICON CARBIDE EPITAXIAL SUBSTRATE AND METHOD OF MANUFACTURING SILICON CARBIDE SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/563408
[patent_app_country] => US
[patent_app_date] => 2022-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14395
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 247
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18563408
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/563408 | SILICON CARBIDE EPITAXIAL SUBSTRATE AND METHOD OF MANUFACTURING SILICON CARBIDE SEMICONDUCTOR DEVICE | May 15, 2022 | Pending |
Array
(
[id] => 17833848
[patent_doc_number] => 20220271152
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-25
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/740363
[patent_app_country] => US
[patent_app_date] => 2022-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11258
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17740363
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/740363 | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF | May 9, 2022 | Pending |
Array
(
[id] => 18772168
[patent_doc_number] => 20230366991
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-16
[patent_title] => OPTICAL SENSOR AND PHOTODIODE
[patent_app_type] => utility
[patent_app_number] => 17/740371
[patent_app_country] => US
[patent_app_date] => 2022-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3336
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17740371
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/740371 | Optical sensor and photodiode | May 9, 2022 | Issued |
Array
(
[id] => 18600220
[patent_doc_number] => 20230275021
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-31
[patent_title] => INTEGRATED CIRCUIT DEVICES INCLUDING STACKED ELEMENTS AND METHODS OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/738393
[patent_app_country] => US
[patent_app_date] => 2022-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6175
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17738393
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/738393 | Integrated circuit devices including stacked elements and methods of forming the same | May 5, 2022 | Issued |
Array
(
[id] => 18757545
[patent_doc_number] => 20230361008
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-09
[patent_title] => ELECTRONIC DEVICE WITH HIGH DRAFT ANGLE PACKAGE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/738188
[patent_app_country] => US
[patent_app_date] => 2022-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4112
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17738188
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/738188 | ELECTRONIC DEVICE WITH HIGH DRAFT ANGLE PACKAGE STRUCTURE | May 5, 2022 | Pending |