
Brieanna Tarah Larell Szafran
Examiner (ID: 5269, Phone: (571)270-7627 , Office: P/3765 )
| Most Active Art Unit | 3765 |
| Art Unit(s) | 3765, 3732 |
| Total Applications | 513 |
| Issued Applications | 144 |
| Pending Applications | 3 |
| Abandoned Applications | 359 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7293555
[patent_doc_number] => 20040111649
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-06-10
[patent_title] => 'Memory device with power-saving mode'
[patent_app_type] => new
[patent_app_number] => 10/338298
[patent_app_country] => US
[patent_app_date] => 2003-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1631
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0111/20040111649.pdf
[firstpage_image] =>[orig_patent_app_number] => 10338298
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/338298 | Memory device with power-saving mode | Jan 7, 2003 | Abandoned |
Array
(
[id] => 7673455
[patent_doc_number] => 20040128663
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-07-01
[patent_title] => 'Method and apparatus for thermally managed resource allocation'
[patent_app_type] => new
[patent_app_number] => 10/331611
[patent_app_country] => US
[patent_app_date] => 2002-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2407
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0128/20040128663.pdf
[firstpage_image] =>[orig_patent_app_number] => 10331611
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/331611 | Method and apparatus for thermally managed resource allocation | Dec 30, 2002 | Abandoned |
Array
(
[id] => 676139
[patent_doc_number] => 07093150
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-08-15
[patent_title] => 'Wavefront clock synchronization'
[patent_app_type] => utility
[patent_app_number] => 10/330068
[patent_app_country] => US
[patent_app_date] => 2002-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 7357
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/093/07093150.pdf
[firstpage_image] =>[orig_patent_app_number] => 10330068
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/330068 | Wavefront clock synchronization | Dec 29, 2002 | Issued |
Array
(
[id] => 695414
[patent_doc_number] => 07076677
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-07-11
[patent_title] => 'Same edge strobing for source synchronous bus systems'
[patent_app_type] => utility
[patent_app_number] => 10/330053
[patent_app_country] => US
[patent_app_date] => 2002-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 6112
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/076/07076677.pdf
[firstpage_image] =>[orig_patent_app_number] => 10330053
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/330053 | Same edge strobing for source synchronous bus systems | Dec 29, 2002 | Issued |
Array
(
[id] => 7673541
[patent_doc_number] => 20040128577
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-07-01
[patent_title] => 'Add-in module providing always-on connectivity for mobile personal computer'
[patent_app_type] => new
[patent_app_number] => 10/330805
[patent_app_country] => US
[patent_app_date] => 2002-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3157
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0128/20040128577.pdf
[firstpage_image] =>[orig_patent_app_number] => 10330805
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/330805 | Add-in module providing always-on connectivity for mobile personal computer | Dec 26, 2002 | Abandoned |
Array
(
[id] => 7673555
[patent_doc_number] => 20040128563
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-07-01
[patent_title] => 'Mechanism for processor power state aware distribution of lowest priority interrupt'
[patent_app_type] => new
[patent_app_number] => 10/330622
[patent_app_country] => US
[patent_app_date] => 2002-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7402
[patent_no_of_claims] => 44
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0128/20040128563.pdf
[firstpage_image] =>[orig_patent_app_number] => 10330622
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/330622 | Mechanism for processor power state aware distribution of lowest priority interrupt | Dec 25, 2002 | Issued |
Array
(
[id] => 774240
[patent_doc_number] => 07007179
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-02-28
[patent_title] => 'Electric load management center'
[patent_app_type] => utility
[patent_app_number] => 10/299388
[patent_app_country] => US
[patent_app_date] => 2002-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 5443
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/007/07007179.pdf
[firstpage_image] =>[orig_patent_app_number] => 10299388
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/299388 | Electric load management center | Nov 18, 2002 | Issued |
Array
(
[id] => 782329
[patent_doc_number] => 06996732
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-02-07
[patent_title] => 'Method of and apparatus for achieving “watch dog” functions in microcontrollers and microcomputers and the like, required to shut down for extended periods of time for energy-conservation purposes'
[patent_app_type] => utility
[patent_app_number] => 10/237363
[patent_app_country] => US
[patent_app_date] => 2002-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 1649
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/996/06996732.pdf
[firstpage_image] =>[orig_patent_app_number] => 10237363
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/237363 | Method of and apparatus for achieving “watch dog†functions in microcontrollers and microcomputers and the like, required to shut down for extended periods of time for energy-conservation purposes | Sep 6, 2002 | Issued |
Array
(
[id] => 7361025
[patent_doc_number] => 20040049708
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-03-11
[patent_title] => 'Deterministic communication in a clocked system and method therefor'
[patent_app_type] => new
[patent_app_number] => 10/236834
[patent_app_country] => US
[patent_app_date] => 2002-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2840
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0049/20040049708.pdf
[firstpage_image] =>[orig_patent_app_number] => 10236834
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/236834 | System and method for deterministic communication across clock domains | Sep 5, 2002 | Issued |
Array
(
[id] => 1186711
[patent_doc_number] => 06738918
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-05-18
[patent_title] => 'High speed data transfer synchronizing system and method'
[patent_app_type] => B2
[patent_app_number] => 10/201943
[patent_app_country] => US
[patent_app_date] => 2002-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 58
[patent_no_of_words] => 22192
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 235
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/738/06738918.pdf
[firstpage_image] =>[orig_patent_app_number] => 10201943
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/201943 | High speed data transfer synchronizing system and method | Jul 24, 2002 | Issued |
Array
(
[id] => 6732013
[patent_doc_number] => 20030188203
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-10-02
[patent_title] => 'Networking computer and power controlling method for IDE disk therefor'
[patent_app_type] => new
[patent_app_number] => 10/192553
[patent_app_country] => US
[patent_app_date] => 2002-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2715
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0188/20030188203.pdf
[firstpage_image] =>[orig_patent_app_number] => 10192553
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/192553 | Networking computer and power controlling method for IDE disk therefor | Jul 10, 2002 | Abandoned |
Array
(
[id] => 6737045
[patent_doc_number] => 20030014680
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-16
[patent_title] => 'Method and bus system for synchronizing a data exchange between a data source and a control device'
[patent_app_type] => new
[patent_app_number] => 10/186138
[patent_app_country] => US
[patent_app_date] => 2002-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4963
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0014/20030014680.pdf
[firstpage_image] =>[orig_patent_app_number] => 10186138
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/186138 | Method and bus system for synchronizing a data exchange between a data source and a control device | Jun 27, 2002 | Issued |
Array
(
[id] => 7446397
[patent_doc_number] => 20040003301
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-01-01
[patent_title] => 'Methods and apparatus to control processor performance to regulate heat generation'
[patent_app_type] => new
[patent_app_number] => 10/185345
[patent_app_country] => US
[patent_app_date] => 2002-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5036
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0003/20040003301.pdf
[firstpage_image] =>[orig_patent_app_number] => 10185345
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/185345 | Methods and apparatus to control processor performance to regulate heat generation | Jun 27, 2002 | Abandoned |
Array
(
[id] => 554177
[patent_doc_number] => 07174467
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2007-02-06
[patent_title] => 'Message based power management in a multi-processor system'
[patent_app_type] => utility
[patent_app_number] => 10/185171
[patent_app_country] => US
[patent_app_date] => 2002-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 12471
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/174/07174467.pdf
[firstpage_image] =>[orig_patent_app_number] => 10185171
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/185171 | Message based power management in a multi-processor system | Jun 27, 2002 | Issued |
Array
(
[id] => 726151
[patent_doc_number] => 07051218
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-05-23
[patent_title] => 'Message based power management'
[patent_app_type] => utility
[patent_app_number] => 10/185195
[patent_app_country] => US
[patent_app_date] => 2002-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 12214
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 25
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/051/07051218.pdf
[firstpage_image] =>[orig_patent_app_number] => 10185195
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/185195 | Message based power management | Jun 27, 2002 | Issued |
Array
(
[id] => 765305
[patent_doc_number] => 07017037
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-03-21
[patent_title] => 'Apparatus and method to decrease boot time and hibernate awaken time of a computer system utilizing disk spin-up-time'
[patent_app_type] => utility
[patent_app_number] => 10/186164
[patent_app_country] => US
[patent_app_date] => 2002-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4636
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/017/07017037.pdf
[firstpage_image] =>[orig_patent_app_number] => 10186164
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/186164 | Apparatus and method to decrease boot time and hibernate awaken time of a computer system utilizing disk spin-up-time | Jun 26, 2002 | Issued |
Array
(
[id] => 706793
[patent_doc_number] => 07065641
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-06-20
[patent_title] => 'Weighted processor selection apparatus and method for use in multiprocessor systems'
[patent_app_type] => utility
[patent_app_number] => 10/171164
[patent_app_country] => US
[patent_app_date] => 2002-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 5764
[patent_no_of_claims] => 63
[patent_no_of_ind_claims] => 11
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/065/07065641.pdf
[firstpage_image] =>[orig_patent_app_number] => 10171164
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/171164 | Weighted processor selection apparatus and method for use in multiprocessor systems | Jun 12, 2002 | Issued |
Array
(
[id] => 7603558
[patent_doc_number] => 07117382
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-10-03
[patent_title] => 'Variably controlled delay line for read data capture timing window'
[patent_app_type] => utility
[patent_app_number] => 10/159090
[patent_app_country] => US
[patent_app_date] => 2002-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 3975
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/117/07117382.pdf
[firstpage_image] =>[orig_patent_app_number] => 10159090
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/159090 | Variably controlled delay line for read data capture timing window | May 29, 2002 | Issued |
Array
(
[id] => 6703062
[patent_doc_number] => 20030225942
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-12-04
[patent_title] => 'System and method for delivering FPGA programming'
[patent_app_type] => new
[patent_app_number] => 10/159232
[patent_app_country] => US
[patent_app_date] => 2002-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3419
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0225/20030225942.pdf
[firstpage_image] =>[orig_patent_app_number] => 10159232
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/159232 | System and method for delivering FPGA programming | May 29, 2002 | Issued |
Array
(
[id] => 6265435
[patent_doc_number] => 20020188828
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-12-12
[patent_title] => 'Low power consumption super scalar processor'
[patent_app_type] => new
[patent_app_number] => 10/153610
[patent_app_country] => US
[patent_app_date] => 2002-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5584
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 266
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0188/20020188828.pdf
[firstpage_image] =>[orig_patent_app_number] => 10153610
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/153610 | Low power consumption super scalar processor | May 23, 2002 | Abandoned |