
Brigitte A. Paterson
Examiner (ID: 17368, Phone: (571)272-1752 , Office: P/2812 )
| Most Active Art Unit | 2812 |
| Art Unit(s) | 2812, 2896 |
| Total Applications | 448 |
| Issued Applications | 314 |
| Pending Applications | 62 |
| Abandoned Applications | 94 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15443055
[patent_doc_number] => 20200035711
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-30
[patent_title] => MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/594481
[patent_app_country] => US
[patent_app_date] => 2019-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 49781
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16594481
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/594481 | MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE | Oct 6, 2019 | Abandoned |
Array
(
[id] => 15969551
[patent_doc_number] => 20200168527
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-28
[patent_title] => SOIC CHIP ARCHITECTURE
[patent_app_type] => utility
[patent_app_number] => 16/562540
[patent_app_country] => US
[patent_app_date] => 2019-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8012
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16562540
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/562540 | SOIC chip architecture | Sep 5, 2019 | Issued |
Array
(
[id] => 15185059
[patent_doc_number] => 20190363121
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-28
[patent_title] => METHODS OF FORMING IMAGE SENSOR INTEGRATED CIRCUIT PACKAGES
[patent_app_type] => utility
[patent_app_number] => 16/533509
[patent_app_country] => US
[patent_app_date] => 2019-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9877
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16533509
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/533509 | METHODS OF FORMING IMAGE SENSOR INTEGRATED CIRCUIT PACKAGES | Aug 5, 2019 | Abandoned |
Array
(
[id] => 15154511
[patent_doc_number] => 20190355733
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-21
[patent_title] => FLASH MEMORY CONTAINING AIR GAPS
[patent_app_type] => utility
[patent_app_number] => 16/527503
[patent_app_country] => US
[patent_app_date] => 2019-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5762
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16527503
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/527503 | Flash memory containing air gaps | Jul 30, 2019 | Issued |
Array
(
[id] => 17174238
[patent_doc_number] => 20210327909
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-21
[patent_title] => ARRAY SUBSTRATE, MANUFACTURING METHOD THEREOF, AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/620548
[patent_app_country] => US
[patent_app_date] => 2019-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3604
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16620548
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/620548 | ARRAY SUBSTRATE, MANUFACTURING METHOD THEREOF, AND DISPLAY DEVICE | Jun 11, 2019 | Abandoned |
Array
(
[id] => 18048024
[patent_doc_number] => 11521982
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-06
[patent_title] => Three-dimensional semiconductor device having deposition inhibiting patterns
[patent_app_type] => utility
[patent_app_number] => 16/423788
[patent_app_country] => US
[patent_app_date] => 2019-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 34
[patent_no_of_words] => 9578
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16423788
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/423788 | Three-dimensional semiconductor device having deposition inhibiting patterns | May 27, 2019 | Issued |
Array
(
[id] => 17438894
[patent_doc_number] => 11264234
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-01
[patent_title] => Conformal deposition of silicon carbide films
[patent_app_type] => utility
[patent_app_number] => 16/400320
[patent_app_country] => US
[patent_app_date] => 2019-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 10809
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 252
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16400320
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/400320 | Conformal deposition of silicon carbide films | Apr 30, 2019 | Issued |
Array
(
[id] => 16881094
[patent_doc_number] => 11031251
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-08
[patent_title] => Self-aligned planarization of low-k dielectrics and method for producing the same
[patent_app_type] => utility
[patent_app_number] => 16/291803
[patent_app_country] => US
[patent_app_date] => 2019-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2990
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16291803
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/291803 | Self-aligned planarization of low-k dielectrics and method for producing the same | Mar 3, 2019 | Issued |
Array
(
[id] => 17908670
[patent_doc_number] => 11462533
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-04
[patent_title] => Electrostatic discharge protection circuit, array substrate and display device
[patent_app_type] => utility
[patent_app_number] => 16/606929
[patent_app_country] => US
[patent_app_date] => 2019-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 9850
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16606929
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/606929 | Electrostatic discharge protection circuit, array substrate and display device | Feb 27, 2019 | Issued |
Array
(
[id] => 17941800
[patent_doc_number] => 11476260
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-18
[patent_title] => High-density low voltage non-volatile memory with unidirectional plate-line and bit-line and pillar capacitor
[patent_app_type] => utility
[patent_app_number] => 16/287953
[patent_app_country] => US
[patent_app_date] => 2019-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 16
[patent_no_of_words] => 13983
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16287953
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/287953 | High-density low voltage non-volatile memory with unidirectional plate-line and bit-line and pillar capacitor | Feb 26, 2019 | Issued |
Array
(
[id] => 17956415
[patent_doc_number] => 11482529
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-25
[patent_title] => High-density low voltage non-volatile memory with unidirectional plate-line and bit-line and pillar capacitor
[patent_app_type] => utility
[patent_app_number] => 16/288004
[patent_app_country] => US
[patent_app_date] => 2019-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 16
[patent_no_of_words] => 14029
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16288004
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/288004 | High-density low voltage non-volatile memory with unidirectional plate-line and bit-line and pillar capacitor | Feb 26, 2019 | Issued |
Array
(
[id] => 17941801
[patent_doc_number] => 11476261
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-18
[patent_title] => High-density low voltage non-volatile memory with unidirectional plate-line and bit-line and pillar capacitor
[patent_app_type] => utility
[patent_app_number] => 16/288006
[patent_app_country] => US
[patent_app_date] => 2019-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 16
[patent_no_of_words] => 14029
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16288006
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/288006 | High-density low voltage non-volatile memory with unidirectional plate-line and bit-line and pillar capacitor | Feb 26, 2019 | Issued |
Array
(
[id] => 14476425
[patent_doc_number] => 20190189861
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-20
[patent_title] => OPTICAL SEMICONDUCTOR APPARATUS AND METHOD OF MANUFACTURING OPTICAL SEMICONDUCTOR APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/284310
[patent_app_country] => US
[patent_app_date] => 2019-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5061
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16284310
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/284310 | Optical semiconductor apparatus and method of manufacturing optical semiconductor apparatus | Feb 24, 2019 | Issued |
Array
(
[id] => 14631765
[patent_doc_number] => 20190229254
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-25
[patent_title] => ACOUSTIC ISOLATOR
[patent_app_type] => utility
[patent_app_number] => 16/233350
[patent_app_country] => US
[patent_app_date] => 2018-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1585
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16233350
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/233350 | Acoustic isolator | Dec 26, 2018 | Issued |
Array
(
[id] => 16573710
[patent_doc_number] => 10895629
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-19
[patent_title] => Apparatus and methods for detection of objects using broadband signals
[patent_app_type] => utility
[patent_app_number] => 16/225949
[patent_app_country] => US
[patent_app_date] => 2018-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 8907
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16225949
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/225949 | Apparatus and methods for detection of objects using broadband signals | Dec 18, 2018 | Issued |
Array
(
[id] => 17500712
[patent_doc_number] => 11289422
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-29
[patent_title] => Bonding alignment marks at bonding in interface
[patent_app_type] => utility
[patent_app_number] => 16/218472
[patent_app_country] => US
[patent_app_date] => 2018-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 10709
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16218472
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/218472 | Bonding alignment marks at bonding in interface | Dec 11, 2018 | Issued |
Array
(
[id] => 14191435
[patent_doc_number] => 20190115423
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-18
[patent_title] => INSULATED GATE POWER DEVICES WITH REDUCED CARRIER INJECTION IN TERMINATION AREA
[patent_app_type] => utility
[patent_app_number] => 16/210762
[patent_app_country] => US
[patent_app_date] => 2018-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5768
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16210762
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/210762 | INSULATED GATE POWER DEVICES WITH REDUCED CARRIER INJECTION IN TERMINATION AREA | Dec 4, 2018 | Abandoned |
Array
(
[id] => 17978684
[patent_doc_number] => 11495556
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-08
[patent_title] => Semiconductor structure having counductive bump with tapered portions and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/205705
[patent_app_country] => US
[patent_app_date] => 2018-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 35
[patent_no_of_words] => 5867
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 278
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16205705
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/205705 | Semiconductor structure having counductive bump with tapered portions and method of manufacturing the same | Nov 29, 2018 | Issued |
Array
(
[id] => 17590821
[patent_doc_number] => 11329098
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-10
[patent_title] => Piezoelectric micromachined ultrasonic transducers and methods for fabricating thereof
[patent_app_type] => utility
[patent_app_number] => 16/183822
[patent_app_country] => US
[patent_app_date] => 2018-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 23
[patent_no_of_words] => 7788
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16183822
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/183822 | Piezoelectric micromachined ultrasonic transducers and methods for fabricating thereof | Nov 7, 2018 | Issued |
Array
(
[id] => 13996555
[patent_doc_number] => 20190067435
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-28
[patent_title] => NANOWIRE DEVICE WITH REDUCED PARASITICS
[patent_app_type] => utility
[patent_app_number] => 16/171061
[patent_app_country] => US
[patent_app_date] => 2018-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2986
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16171061
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/171061 | NANOWIRE DEVICE WITH REDUCED PARASITICS | Oct 24, 2018 | Abandoned |