Brook Kebede

Array ( [id] => 20516475 [patent_doc_number] => 20260040578 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-02-05 [patent_title] => 3D SEMICONDUCTOR DEVICES AND STRUCTURES WITH TRANSISTORS, METAL LAYERS, AND SINGLE CRYSTAL TRANSISTOR CHANNELS [patent_app_type] => utility [patent_app_number] => 19/351167 [patent_app_country] => US [patent_app_date] => 2025-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 12308 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19351167 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20516783 [patent_doc_number] => 20260040886 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-02-05 [patent_title] => METHODS OF FABRICATING 3D SEMICONDUCTOR DEVICES AND STRUCTURES WITH METAL LAYERS AND MEMORY CELLS [patent_app_type] => utility [patent_app_number] => 19/351203 [patent_app_country] => US [patent_app_date] => 2025-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 75763 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19351203 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19993965 [patent_doc_number] => 20250132187 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-04-24 [patent_title] => 3D SEMICONDUCTOR DEVICE AND STRUCTURE WITH METAL LAYERS AND MEMORY CELLS [patent_app_type] => utility [patent_app_number] => 18/991504 [patent_app_country] => US [patent_app_date] => 2024-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 75780 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18991504 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19995527 [patent_doc_number] => 20250133749 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-04-24 [patent_title] => METHOD FOR PRODUCING 3D SEMICONDUCTOR DEVICES AND STRUCTURES WITH TRANSISTORS AND MEMORY CELLS [patent_app_type] => utility [patent_app_number] => 18/973101 [patent_app_country] => US [patent_app_date] => 2024-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 12128 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18973101 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19687999 [patent_doc_number] => 20250006544 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-01-02 [patent_title] => 3D SEMICONDUCTOR DEVICE AND STRUCTURE WITH METAL LAYERS AND MEMORY CELLS [patent_app_type] => utility [patent_app_number] => 18/829079 [patent_app_country] => US [patent_app_date] => 2024-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 80337 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 197 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18829079 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19698446 [patent_doc_number] => 20250016991 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-01-09 [patent_title] => INTEGRATED CIRCUIT MEMORY DEVICES HAVING ENHANCED MEMORY CELL LAYOUTS [patent_app_type] => utility [patent_app_number] => 18/757681 [patent_app_country] => US [patent_app_date] => 2024-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8123 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18757681 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20305427 [patent_doc_number] => 12451427 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-10-21 [patent_title] => Fuse cell structure [patent_app_type] => utility [patent_app_number] => 18/755298 [patent_app_country] => US [patent_app_date] => 2024-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 28 [patent_no_of_words] => 4371 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18755298 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19688125 [patent_doc_number] => 20250006670 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-01-02 [patent_title] => ANTENNA MODULE WITH ANISOTROPIC HEXAGONAL BORON NITRIDE THERMAL INTERFACE [patent_app_type] => utility [patent_app_number] => 18/754206 [patent_app_country] => US [patent_app_date] => 2024-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4260 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 202 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18754206 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20443101 [patent_doc_number] => 12513947 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-12-30 [patent_title] => Semiconductor device and method of formation [patent_app_type] => utility [patent_app_number] => 18/749739 [patent_app_country] => US [patent_app_date] => 2024-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 17 [patent_no_of_words] => 2249 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18749739 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19484310 [patent_doc_number] => 20240332352 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-10-03 [patent_title] => NONDESTRUCTIVE CHARACTERIZATION FOR CRYSTALLINE WAFERS [patent_app_type] => utility [patent_app_number] => 18/740823 [patent_app_country] => US [patent_app_date] => 2024-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 10156 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -26 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18740823 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19484362 [patent_doc_number] => 20240332404 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-10-03 [patent_title] => SEMICONDUCTOR DEVICE AND METHOD FABRICATING THE SAME [patent_app_type] => utility [patent_app_number] => 18/738771 [patent_app_country] => US [patent_app_date] => 2024-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 10587 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18738771 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19523997 [patent_doc_number] => 12125737 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2024-10-22 [patent_title] => 3D semiconductor device and structure with metal layers and memory cells [patent_app_type] => utility [patent_app_number] => 18/736423 [patent_app_country] => US [patent_app_date] => 2024-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 91 [patent_figures_cnt] => 346 [patent_no_of_words] => 80249 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18736423 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19454929 [patent_doc_number] => 20240315059 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-09-19 [patent_title] => 3D SEMICONDUCTOR DEVICE AND STRUCTURE WITH BONDING AND MEMORY CELLS [patent_app_type] => utility [patent_app_number] => 18/677553 [patent_app_country] => US [patent_app_date] => 2024-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 80173 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18677553 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19591772 [patent_doc_number] => 20240389329 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-11-21 [patent_title] => MEMORY DEVICE HAVING MEMORY CELL STRINGS AND SHARED READ AND WRITE CONTROL GATES [patent_app_type] => utility [patent_app_number] => 18/666358 [patent_app_country] => US [patent_app_date] => 2024-05-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 11439 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18666358 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19646467 [patent_doc_number] => 20240420987 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-12-19 [patent_title] => Donor and Transfer Method of Light Emitting Diode Using the Same [patent_app_type] => utility [patent_app_number] => 18/654575 [patent_app_country] => US [patent_app_date] => 2024-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 10526 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 51 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18654575 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20340325 [patent_doc_number] => 20250344445 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-11-06 [patent_title] => SEMICONDUCTOR DEVICE STRUCTURE AND METHODS OF FORMING THE SAME [patent_app_type] => utility [patent_app_number] => 18/654076 [patent_app_country] => US [patent_app_date] => 2024-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4748 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18654076 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20340495 [patent_doc_number] => 20250344615 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-11-06 [patent_title] => PHASE-CHANGE DEVICE [patent_app_type] => utility [patent_app_number] => 18/652336 [patent_app_country] => US [patent_app_date] => 2024-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3370 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18652336 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20132228 [patent_doc_number] => 12374546 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-07-29 [patent_title] => Supports for semiconductor structures [patent_app_type] => utility [patent_app_number] => 18/647252 [patent_app_country] => US [patent_app_date] => 2024-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1181 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18647252 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20111573 [patent_doc_number] => 12362309 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-07-15 [patent_title] => Package structure [patent_app_type] => utility [patent_app_number] => 18/645368 [patent_app_country] => US [patent_app_date] => 2024-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 1099 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18645368 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19384747 [patent_doc_number] => 20240274617 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-08-15 [patent_title] => DISPLAY PANEL, METHOD FOR MANUFACTURING THE SAME, DISPLAY SCREEN AND DISPLAY DEVICE [patent_app_type] => utility [patent_app_number] => 18/642851 [patent_app_country] => US [patent_app_date] => 2024-04-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 10161 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -26 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18642851 [rel_patent_id] =>[rel_patent_doc_number] =>)