
Brook Kebede
Examiner (ID: 4420)
| Most Active Art Unit | 2894 |
| Art Unit(s) | 2823, 2894, 2818 |
| Total Applications | 2152 |
| Issued Applications | 1882 |
| Pending Applications | 114 |
| Abandoned Applications | 188 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19993965
[patent_doc_number] => 20250132187
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-24
[patent_title] => 3D SEMICONDUCTOR DEVICE AND STRUCTURE WITH METAL LAYERS AND MEMORY CELLS
[patent_app_type] => utility
[patent_app_number] => 18/991504
[patent_app_country] => US
[patent_app_date] => 2024-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 75780
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18991504
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/991504 | 3D semiconductor device and structure with metal layers and memory cells | Dec 20, 2024 | Issued |
Array
(
[id] => 19995527
[patent_doc_number] => 20250133749
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-24
[patent_title] => METHOD FOR PRODUCING 3D SEMICONDUCTOR DEVICES AND STRUCTURES WITH TRANSISTORS AND MEMORY CELLS
[patent_app_type] => utility
[patent_app_number] => 18/973101
[patent_app_country] => US
[patent_app_date] => 2024-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12128
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18973101
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/973101 | Method for producing 3D semiconductor devices and structures with transistors and memory cells | Dec 7, 2024 | Issued |
Array
(
[id] => 19995527
[patent_doc_number] => 20250133749
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-24
[patent_title] => METHOD FOR PRODUCING 3D SEMICONDUCTOR DEVICES AND STRUCTURES WITH TRANSISTORS AND MEMORY CELLS
[patent_app_type] => utility
[patent_app_number] => 18/973101
[patent_app_country] => US
[patent_app_date] => 2024-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12128
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18973101
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/973101 | Method for producing 3D semiconductor devices and structures with transistors and memory cells | Dec 7, 2024 | Issued |
Array
(
[id] => 19687999
[patent_doc_number] => 20250006544
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-02
[patent_title] => 3D SEMICONDUCTOR DEVICE AND STRUCTURE WITH METAL LAYERS AND MEMORY CELLS
[patent_app_type] => utility
[patent_app_number] => 18/829079
[patent_app_country] => US
[patent_app_date] => 2024-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 80337
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18829079
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/829079 | 3D semiconductor device and structure with metal layers and memory cells | Sep 8, 2024 | Issued |
Array
(
[id] => 20305427
[patent_doc_number] => 12451427
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-21
[patent_title] => Fuse cell structure
[patent_app_type] => utility
[patent_app_number] => 18/755298
[patent_app_country] => US
[patent_app_date] => 2024-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 28
[patent_no_of_words] => 4371
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18755298
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/755298 | Fuse cell structure | Jun 25, 2024 | Issued |
Array
(
[id] => 20305427
[patent_doc_number] => 12451427
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-21
[patent_title] => Fuse cell structure
[patent_app_type] => utility
[patent_app_number] => 18/755298
[patent_app_country] => US
[patent_app_date] => 2024-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 28
[patent_no_of_words] => 4371
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18755298
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/755298 | Fuse cell structure | Jun 25, 2024 | Issued |
Array
(
[id] => 19500528
[patent_doc_number] => 20240339546
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-10
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF FORMATION
[patent_app_type] => utility
[patent_app_number] => 18/749739
[patent_app_country] => US
[patent_app_date] => 2024-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7438
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18749739
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/749739 | SEMICONDUCTOR DEVICE AND METHOD OF FORMATION | Jun 20, 2024 | Pending |
Array
(
[id] => 19484310
[patent_doc_number] => 20240332352
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => NONDESTRUCTIVE CHARACTERIZATION FOR CRYSTALLINE WAFERS
[patent_app_type] => utility
[patent_app_number] => 18/740823
[patent_app_country] => US
[patent_app_date] => 2024-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10156
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18740823
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/740823 | Nondestructive characterization for crystalline wafers | Jun 11, 2024 | Issued |
Array
(
[id] => 19484310
[patent_doc_number] => 20240332352
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => NONDESTRUCTIVE CHARACTERIZATION FOR CRYSTALLINE WAFERS
[patent_app_type] => utility
[patent_app_number] => 18/740823
[patent_app_country] => US
[patent_app_date] => 2024-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10156
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18740823
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/740823 | Nondestructive characterization for crystalline wafers | Jun 11, 2024 | Issued |
Array
(
[id] => 19484362
[patent_doc_number] => 20240332404
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/738771
[patent_app_country] => US
[patent_app_date] => 2024-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10587
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18738771
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/738771 | SEMICONDUCTOR DEVICE AND METHOD FABRICATING THE SAME | Jun 9, 2024 | Pending |
Array
(
[id] => 19523997
[patent_doc_number] => 12125737
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2024-10-22
[patent_title] => 3D semiconductor device and structure with metal layers and memory cells
[patent_app_type] => utility
[patent_app_number] => 18/736423
[patent_app_country] => US
[patent_app_date] => 2024-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 91
[patent_figures_cnt] => 346
[patent_no_of_words] => 80249
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18736423
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/736423 | 3D semiconductor device and structure with metal layers and memory cells | Jun 5, 2024 | Issued |
Array
(
[id] => 19454929
[patent_doc_number] => 20240315059
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-19
[patent_title] => 3D SEMICONDUCTOR DEVICE AND STRUCTURE WITH BONDING AND MEMORY CELLS
[patent_app_type] => utility
[patent_app_number] => 18/677553
[patent_app_country] => US
[patent_app_date] => 2024-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 80173
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18677553
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/677553 | 3D semiconductor device and structure with bonding and memory cells preliminary class | May 28, 2024 | Issued |
Array
(
[id] => 20132228
[patent_doc_number] => 12374546
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-29
[patent_title] => Supports for semiconductor structures
[patent_app_type] => utility
[patent_app_number] => 18/647252
[patent_app_country] => US
[patent_app_date] => 2024-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 1181
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18647252
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/647252 | Supports for semiconductor structures | Apr 25, 2024 | Issued |
Array
(
[id] => 20111573
[patent_doc_number] => 12362309
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-15
[patent_title] => Package structure
[patent_app_type] => utility
[patent_app_number] => 18/645368
[patent_app_country] => US
[patent_app_date] => 2024-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 1099
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18645368
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/645368 | Package structure | Apr 24, 2024 | Issued |
Array
(
[id] => 19351505
[patent_doc_number] => 20240260469
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-01
[patent_title] => METHODS FOR FABRICATION, MANUFACTURE AND PRODUCTION OF AN AUTONOMOUS ELECTRICAL POWER SOURCE
[patent_app_type] => utility
[patent_app_number] => 18/629442
[patent_app_country] => US
[patent_app_date] => 2024-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14530
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 222
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18629442
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/629442 | Methods for fabrication, manufacture and production of an autonomous electrical power source | Apr 7, 2024 | Issued |
Array
(
[id] => 19384703
[patent_doc_number] => 20240274573
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-15
[patent_title] => METHOD OF MANUFACTURING A BONDED SUBSTRATE STACK BY SURFACE ACTIVATION
[patent_app_type] => utility
[patent_app_number] => 18/623163
[patent_app_country] => US
[patent_app_date] => 2024-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5510
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18623163
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/623163 | METHOD OF MANUFACTURING A BONDED SUBSTRATE STACK BY SURFACE ACTIVATION | Mar 31, 2024 | Pending |
Array
(
[id] => 19323366
[patent_doc_number] => 20240244914
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-18
[patent_title] => PIXEL ARRANGEMENT STRUCTURE, ORGANIC ELECTROLUMINESCENT DISPLAY PANEL, METAL MASK AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/619133
[patent_app_country] => US
[patent_app_date] => 2024-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12136
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18619133
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/619133 | Pixel arrangement structure, organic electroluminescent display panel, metal mask and display device | Mar 26, 2024 | Issued |
Array
(
[id] => 19928328
[patent_doc_number] => 12302639
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-13
[patent_title] => Metal oxide film and method for forming metal oxide film
[patent_app_type] => utility
[patent_app_number] => 18/616481
[patent_app_country] => US
[patent_app_date] => 2024-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 65
[patent_no_of_words] => 12561
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18616481
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/616481 | Metal oxide film and method for forming metal oxide film | Mar 25, 2024 | Issued |
Array
(
[id] => 19305832
[patent_doc_number] => 20240234412
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-11
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/611332
[patent_app_country] => US
[patent_app_date] => 2024-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12175
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18611332
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/611332 | Semiconductor device | Mar 19, 2024 | Issued |
Array
(
[id] => 19720275
[patent_doc_number] => 12205818
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-21
[patent_title] => Boron concentration tunability in boron-silicon films
[patent_app_type] => utility
[patent_app_number] => 18/606060
[patent_app_country] => US
[patent_app_date] => 2024-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 8048
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18606060
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/606060 | Boron concentration tunability in boron-silicon films | Mar 14, 2024 | Issued |