Brook Kebede

Array ( [id] => 1545069 [patent_doc_number] => 06444499 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-09-03 [patent_title] => 'Method for fabricating a snapable multi-package array substrate, snapable multi-package array and snapable packaged electronic components' [patent_app_type] => B1 [patent_app_number] => 09/539314 [patent_app_country] => US [patent_app_date] => 2000-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 21 [patent_no_of_words] => 7983 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 13 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/444/06444499.pdf [firstpage_image] =>[orig_patent_app_number] => 09539314 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7636646 [patent_doc_number] => 06380009 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-30 [patent_title] => 'Method of manufacturing thin film transistors' [patent_app_type] => B1 [patent_app_number] => 09/535593 [patent_app_country] => US [patent_app_date] => 2000-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 2597 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 10 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/380/06380009.pdf [firstpage_image] =>[orig_patent_app_number] => 09535593 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4408491 [patent_doc_number] => 06309960 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-30 [patent_title] => 'Method of fabricating a semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/533033 [patent_app_country] => US [patent_app_date] => 2000-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 19 [patent_no_of_words] => 2888 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 348 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/309/06309960.pdf [firstpage_image] =>[orig_patent_app_number] => 533033 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1335798 [patent_doc_number] => 06593159 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-15 [patent_title] => 'Semiconductor substrate, semiconductor device and method of manufacturing the same' [patent_app_type] => B1 [patent_app_number] => 09/532063 [patent_app_country] => US [patent_app_date] => 2000-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 28 [patent_no_of_words] => 12412 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/593/06593159.pdf [firstpage_image] =>[orig_patent_app_number] => 09532063 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1565901 [patent_doc_number] => 06376340 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-23 [patent_title] => 'Methods for forming polycrystalline silicon film' [patent_app_type] => B1 [patent_app_number] => 09/524913 [patent_app_country] => US [patent_app_date] => 2000-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 12 [patent_no_of_words] => 4219 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/376/06376340.pdf [firstpage_image] =>[orig_patent_app_number] => 09524913 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1474621 [patent_doc_number] => 06387793 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-14 [patent_title] => 'Method for manufacturing precision electroplated solder bumps' [patent_app_type] => B1 [patent_app_number] => 09/522803 [patent_app_country] => US [patent_app_date] => 2000-03-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 14 [patent_no_of_words] => 3546 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/387/06387793.pdf [firstpage_image] =>[orig_patent_app_number] => 09522803 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 944087 [patent_doc_number] => 06967140 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-11-22 [patent_title] => 'Quantum wire gate device and method of making same' [patent_app_type] => utility [patent_app_number] => 09/516653 [patent_app_country] => US [patent_app_date] => 2000-03-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 25 [patent_no_of_words] => 4315 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/967/06967140.pdf [firstpage_image] =>[orig_patent_app_number] => 09516653 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4327586 [patent_doc_number] => 06319835 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-20 [patent_title] => 'Stripping method' [patent_app_type] => 1 [patent_app_number] => 9/514064 [patent_app_country] => US [patent_app_date] => 2000-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4165 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/319/06319835.pdf [firstpage_image] =>[orig_patent_app_number] => 514064 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1588908 [patent_doc_number] => 06482730 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-11-19 [patent_title] => 'Method for manufacturing a semiconductor device' [patent_app_type] => B1 [patent_app_number] => 09/510084 [patent_app_country] => US [patent_app_date] => 2000-02-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 3264 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 192 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/482/06482730.pdf [firstpage_image] =>[orig_patent_app_number] => 09510084 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4258300 [patent_doc_number] => 06204126 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-20 [patent_title] => 'Method to fabricate a new structure with multi-self-aligned for split-gate flash' [patent_app_type] => 1 [patent_app_number] => 9/506930 [patent_app_country] => US [patent_app_date] => 2000-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 19 [patent_no_of_words] => 5224 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/204/06204126.pdf [firstpage_image] =>[orig_patent_app_number] => 506930 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4310055 [patent_doc_number] => 06316303 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-13 [patent_title] => 'Method of fabricating a MOS transistor having SEG silicon' [patent_app_type] => 1 [patent_app_number] => 9/504563 [patent_app_country] => US [patent_app_date] => 2000-02-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1693 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/316/06316303.pdf [firstpage_image] =>[orig_patent_app_number] => 504563 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1600157 [patent_doc_number] => 06475818 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-11-05 [patent_title] => 'Method for fabricating multi-channel array optical device' [patent_app_type] => B1 [patent_app_number] => 09/498507 [patent_app_country] => US [patent_app_date] => 2000-02-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 2301 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/475/06475818.pdf [firstpage_image] =>[orig_patent_app_number] => 09498507 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4310849 [patent_doc_number] => 06316359 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-13 [patent_title] => 'Interconnect structure in a semiconductor device and method of formation' [patent_app_type] => 1 [patent_app_number] => 9/498613 [patent_app_country] => US [patent_app_date] => 2000-02-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 5121 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/316/06316359.pdf [firstpage_image] =>[orig_patent_app_number] => 498613 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1433313 [patent_doc_number] => 06340603 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-22 [patent_title] => 'Plasma emission detection during lateral processing of photoresist mask' [patent_app_type] => B1 [patent_app_number] => 09/492364 [patent_app_country] => US [patent_app_date] => 2000-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 4463 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/340/06340603.pdf [firstpage_image] =>[orig_patent_app_number] => 09492364 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1542843 [patent_doc_number] => 06372668 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-16 [patent_title] => 'Method of forming silicon oxynitride films' [patent_app_type] => B1 [patent_app_number] => 09/484603 [patent_app_country] => US [patent_app_date] => 2000-01-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2512 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/372/06372668.pdf [firstpage_image] =>[orig_patent_app_number] => 09484603 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4343460 [patent_doc_number] => 06284567 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-04 [patent_title] => 'Microsensor, and packaging method therefor' [patent_app_type] => 1 [patent_app_number] => 9/474785 [patent_app_country] => US [patent_app_date] => 1999-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 20 [patent_no_of_words] => 2024 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/284/06284567.pdf [firstpage_image] =>[orig_patent_app_number] => 474785 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4286390 [patent_doc_number] => 06211047 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-03 [patent_title] => 'Method for forming contact of semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/472203 [patent_app_country] => US [patent_app_date] => 1999-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 2147 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/211/06211047.pdf [firstpage_image] =>[orig_patent_app_number] => 472203 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4365701 [patent_doc_number] => 06274412 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-14 [patent_title] => 'Material and method for printing high conductivity electrical conductors and other components on thin film transistor arrays' [patent_app_type] => 1 [patent_app_number] => 9/468649 [patent_app_country] => US [patent_app_date] => 1999-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 14 [patent_no_of_words] => 10220 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/274/06274412.pdf [firstpage_image] =>[orig_patent_app_number] => 468649 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4301837 [patent_doc_number] => 06251729 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-26 [patent_title] => 'Method of manufacturing a nonvolatile memory' [patent_app_type] => 1 [patent_app_number] => 9/464004 [patent_app_country] => US [patent_app_date] => 1999-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 10 [patent_no_of_words] => 5250 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/251/06251729.pdf [firstpage_image] =>[orig_patent_app_number] => 464004 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1474613 [patent_doc_number] => 06387789 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-14 [patent_title] => 'Method for fabricating semiconductor device' [patent_app_type] => B1 [patent_app_number] => 09/455497 [patent_app_country] => US [patent_app_date] => 1999-12-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 28 [patent_no_of_words] => 2348 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/387/06387789.pdf [firstpage_image] =>[orig_patent_app_number] => 09455497 [rel_patent_id] =>[rel_patent_doc_number] =>)