Brook Kebede

Array ( [id] => 3951061 [patent_doc_number] => 05998706 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-07 [patent_title] => 'Soybean cultivar 9505389620837' [patent_app_type] => 1 [patent_app_number] => 9/121100 [patent_app_country] => US [patent_app_date] => 1998-07-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3305 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 18 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/998/05998706.pdf [firstpage_image] =>[orig_patent_app_number] => 121100 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1435914 [patent_doc_number] => 06355557 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-03-12 [patent_title] => 'Oxide plasma etching process with a controlled wineglass shape' [patent_app_type] => B2 [patent_app_number] => 09/121190 [patent_app_country] => US [patent_app_date] => 1998-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 3367 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/355/06355557.pdf [firstpage_image] =>[orig_patent_app_number] => 09121190 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4413813 [patent_doc_number] => 06300672 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-09 [patent_title] => 'Silicon oxynitride cap for fluorinated silicate glass film in intermetal dielectric semiconductor fabrication' [patent_app_type] => 1 [patent_app_number] => 9/120630 [patent_app_country] => US [patent_app_date] => 1998-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 14 [patent_no_of_words] => 6228 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/300/06300672.pdf [firstpage_image] =>[orig_patent_app_number] => 120630 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4100450 [patent_doc_number] => 06066573 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-23 [patent_title] => 'Method of producing dielectric film' [patent_app_type] => 1 [patent_app_number] => 9/119967 [patent_app_country] => US [patent_app_date] => 1998-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 2719 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/066/06066573.pdf [firstpage_image] =>[orig_patent_app_number] => 119967 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4153025 [patent_doc_number] => 06107139 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-22 [patent_title] => 'Method for making a mushroom shaped DRAM capacitor' [patent_app_type] => 1 [patent_app_number] => 9/118170 [patent_app_country] => US [patent_app_date] => 1998-07-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 1266 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/107/06107139.pdf [firstpage_image] =>[orig_patent_app_number] => 118170 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4098302 [patent_doc_number] => 06048801 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-04-11 [patent_title] => 'Method of forming interlayer film' [patent_app_type] => 1 [patent_app_number] => 9/107712 [patent_app_country] => US [patent_app_date] => 1998-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 13 [patent_no_of_words] => 7130 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/048/06048801.pdf [firstpage_image] =>[orig_patent_app_number] => 107712 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4182549 [patent_doc_number] => 06159767 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-12 [patent_title] => 'Single chip modules, repairable multichip modules, and methods of fabrication thereof' [patent_app_type] => 1 [patent_app_number] => 9/106631 [patent_app_country] => US [patent_app_date] => 1998-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 26 [patent_no_of_words] => 8585 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/159/06159767.pdf [firstpage_image] =>[orig_patent_app_number] => 106631 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4358525 [patent_doc_number] => 06168975 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-02 [patent_title] => 'Method of forming extended lead package' [patent_app_type] => 1 [patent_app_number] => 9/104031 [patent_app_country] => US [patent_app_date] => 1998-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 1511 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 212 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/168/06168975.pdf [firstpage_image] =>[orig_patent_app_number] => 104031 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6959563 [patent_doc_number] => 20010011749 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-08-09 [patent_title] => 'METHOD FOR FORMING PROGRAMMABLE CMOS ROM DEVICES' [patent_app_type] => new [patent_app_number] => 09/103095 [patent_app_country] => US [patent_app_date] => 1998-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2977 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0011/20010011749.pdf [firstpage_image] =>[orig_patent_app_number] => 09103095 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4408877 [patent_doc_number] => 06265327 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-24 [patent_title] => 'Method for forming an insulating film on semiconductor substrate surface and apparatus for carrying out the method' [patent_app_type] => 1 [patent_app_number] => 9/098352 [patent_app_country] => US [patent_app_date] => 1998-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 5323 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/265/06265327.pdf [firstpage_image] =>[orig_patent_app_number] => 098352 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4405428 [patent_doc_number] => 06171877 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-09 [patent_title] => 'Optical transmitter package assembly and methods of manufacture' [patent_app_type] => 1 [patent_app_number] => 9/099022 [patent_app_country] => US [patent_app_date] => 1998-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 1936 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/171/06171877.pdf [firstpage_image] =>[orig_patent_app_number] => 099022 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4331716 [patent_doc_number] => 06329696 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-11 [patent_title] => 'Semiconductor device with electric converter element' [patent_app_type] => 1 [patent_app_number] => 9/095590 [patent_app_country] => US [patent_app_date] => 1998-06-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 27 [patent_no_of_words] => 10716 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/329/06329696.pdf [firstpage_image] =>[orig_patent_app_number] => 095590 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4356706 [patent_doc_number] => 06190938 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-20 [patent_title] => 'Cross grid array package structure and method of manufacture' [patent_app_type] => 1 [patent_app_number] => 9/095403 [patent_app_country] => US [patent_app_date] => 1998-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2069 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/190/06190938.pdf [firstpage_image] =>[orig_patent_app_number] => 095403 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1281242 [patent_doc_number] => 06642155 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-11-04 [patent_title] => 'Method for applying a fluid to a rotating silicon wafer surface' [patent_app_type] => B1 [patent_app_number] => 09/092543 [patent_app_country] => US [patent_app_date] => 1998-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1887 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/642/06642155.pdf [firstpage_image] =>[orig_patent_app_number] => 09092543 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1520772 [patent_doc_number] => 06413884 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-02 [patent_title] => 'Method of producing thin films using current of process gas and inert gas colliding with each other' [patent_app_type] => B1 [patent_app_number] => 09/092091 [patent_app_country] => US [patent_app_date] => 1998-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 3278 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/413/06413884.pdf [firstpage_image] =>[orig_patent_app_number] => 09092091 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1581277 [patent_doc_number] => 06423646 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-23 [patent_title] => 'Method for removing etch-induced polymer film and damaged silicon layer from a silicon surface' [patent_app_type] => B1 [patent_app_number] => 09/090627 [patent_app_country] => US [patent_app_date] => 1998-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 2916 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/423/06423646.pdf [firstpage_image] =>[orig_patent_app_number] => 09090627 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 996544 [patent_doc_number] => 06913983 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-07-05 [patent_title] => 'Integrated circuit arrangement and method for the manufacture thereof' [patent_app_type] => utility [patent_app_number] => 09/462994 [patent_app_country] => US [patent_app_date] => 1998-05-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 2501 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/913/06913983.pdf [firstpage_image] =>[orig_patent_app_number] => 09462994 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4234778 [patent_doc_number] => 06165818 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-26 [patent_title] => 'Method of manufacturing a semiconductor device with a pair of radiating terminals and a plurality of lead terminals formed from a single lead frame' [patent_app_type] => 1 [patent_app_number] => 9/074120 [patent_app_country] => US [patent_app_date] => 1998-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 4239 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 365 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/165/06165818.pdf [firstpage_image] =>[orig_patent_app_number] => 074120 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4355352 [patent_doc_number] => 06215159 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-10 [patent_title] => 'Semiconductor integrated circuit device' [patent_app_type] => 1 [patent_app_number] => 9/046980 [patent_app_country] => US [patent_app_date] => 1998-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 22 [patent_no_of_words] => 10104 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/215/06215159.pdf [firstpage_image] =>[orig_patent_app_number] => 046980 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1469858 [patent_doc_number] => 06406984 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-18 [patent_title] => 'Method of making improved electrical contact to porous silicon using intercalated conductive materials' [patent_app_type] => B1 [patent_app_number] => 08/944123 [patent_app_country] => US [patent_app_date] => 1997-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3728 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 46 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/406/06406984.pdf [firstpage_image] =>[orig_patent_app_number] => 08944123 [rel_patent_id] =>[rel_patent_doc_number] =>)