
Brook Kebede
Examiner (ID: 2450, Phone: (571)272-1862 , Office: P/2894 )
| Most Active Art Unit | 2894 |
| Art Unit(s) | 2894, 2818, 2823 |
| Total Applications | 2158 |
| Issued Applications | 1886 |
| Pending Applications | 118 |
| Abandoned Applications | 190 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16162933
[patent_doc_number] => 20200219699
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-09
[patent_title] => SUBSTRATE PROCESSING APPARATUS, METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE, AND RECORDING MEDIUM
[patent_app_type] => utility
[patent_app_number] => 16/821511
[patent_app_country] => US
[patent_app_date] => 2020-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11440
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16821511
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/821511 | Substrate processing apparatus, method of manufacturing semiconductor device, and recording medium | Mar 16, 2020 | Issued |
Array
(
[id] => 16339299
[patent_doc_number] => 10790268
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-29
[patent_title] => Semiconductor device and method of forming a 3D integrated system-in-package module
[patent_app_type] => utility
[patent_app_number] => 16/821202
[patent_app_country] => US
[patent_app_date] => 2020-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 31
[patent_no_of_words] => 5318
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16821202
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/821202 | Semiconductor device and method of forming a 3D integrated system-in-package module | Mar 16, 2020 | Issued |
Array
(
[id] => 18670068
[patent_doc_number] => 11776980
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-03
[patent_title] => Methods for reflector film growth
[patent_app_type] => utility
[patent_app_number] => 16/819023
[patent_app_country] => US
[patent_app_date] => 2020-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 6338
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16819023
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/819023 | Methods for reflector film growth | Mar 12, 2020 | Issued |
Array
(
[id] => 16264761
[patent_doc_number] => 10756209
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-25
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/812358
[patent_app_country] => US
[patent_app_date] => 2020-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3931
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16812358
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/812358 | Semiconductor device | Mar 7, 2020 | Issued |
Array
(
[id] => 16402393
[patent_doc_number] => 20200343251
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-29
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/810902
[patent_app_country] => US
[patent_app_date] => 2020-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 39911
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16810902
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/810902 | Semiconductor device | Mar 5, 2020 | Issued |
Array
(
[id] => 16344075
[patent_doc_number] => 20200308725
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-01
[patent_title] => SPUTTERING EQUIPMENT AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/811090
[patent_app_country] => US
[patent_app_date] => 2020-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6356
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16811090
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/811090 | Sputtering equipment and method of manufacturing semiconductor device | Mar 5, 2020 | Issued |
Array
(
[id] => 16298175
[patent_doc_number] => 20200283898
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-10
[patent_title] => HIGH SELECTIVITY ATOMIC LAYER DEPOSITION PROCESS
[patent_app_type] => utility
[patent_app_number] => 16/809318
[patent_app_country] => US
[patent_app_date] => 2020-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9002
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16809318
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/809318 | High selectivity atomic layer deposition process | Mar 3, 2020 | Issued |
Array
(
[id] => 17085413
[patent_doc_number] => 20210280420
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-09
[patent_title] => Vapor Deposition Of Carbon-Based Films
[patent_app_type] => utility
[patent_app_number] => 16/807796
[patent_app_country] => US
[patent_app_date] => 2020-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9805
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 35
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16807796
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/807796 | Vapor deposition of carbon-based films | Mar 2, 2020 | Issued |
Array
(
[id] => 18001049
[patent_doc_number] => 11502160
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-15
[patent_title] => Method and system for forming metal-insulator-metal capacitors
[patent_app_type] => utility
[patent_app_number] => 16/807034
[patent_app_country] => US
[patent_app_date] => 2020-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 5837
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16807034
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/807034 | Method and system for forming metal-insulator-metal capacitors | Mar 1, 2020 | Issued |
Array
(
[id] => 16566876
[patent_doc_number] => 10892252
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-12
[patent_title] => Face-to-face mounted IC dies with orthogonal top interconnect layers
[patent_app_type] => utility
[patent_app_number] => 16/806854
[patent_app_country] => US
[patent_app_date] => 2020-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 31
[patent_no_of_words] => 16072
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16806854
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/806854 | Face-to-face mounted IC dies with orthogonal top interconnect layers | Mar 1, 2020 | Issued |
Array
(
[id] => 16699939
[patent_doc_number] => 10950547
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-16
[patent_title] => Stacked IC structure with system level wiring on multiple sides of the IC die
[patent_app_type] => utility
[patent_app_number] => 16/806934
[patent_app_country] => US
[patent_app_date] => 2020-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 31
[patent_no_of_words] => 16072
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16806934
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/806934 | Stacked IC structure with system level wiring on multiple sides of the IC die | Mar 1, 2020 | Issued |
Array
(
[id] => 16286131
[patent_doc_number] => 20200279733
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-03
[patent_title] => SUBSTRATE PROCESSING METHOD AND SUBSTRATE PROCESSING APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/803377
[patent_app_country] => US
[patent_app_date] => 2020-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15178
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16803377
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/803377 | Substrate processing method and substrate processing apparatus | Feb 26, 2020 | Issued |
Array
(
[id] => 16692066
[patent_doc_number] => 20210074545
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-11
[patent_title] => METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/803653
[patent_app_country] => US
[patent_app_date] => 2020-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3948
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16803653
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/803653 | Method of manufacturing semiconductor device | Feb 26, 2020 | Issued |
Array
(
[id] => 17587776
[patent_doc_number] => 11326033
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-10
[patent_title] => Method to optimize atomic layer deposition
[patent_app_type] => utility
[patent_app_number] => 16/801225
[patent_app_country] => US
[patent_app_date] => 2020-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5745
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16801225
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/801225 | Method to optimize atomic layer deposition | Feb 25, 2020 | Issued |
Array
(
[id] => 16202205
[patent_doc_number] => 10727387
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-28
[patent_title] => Light emitting device
[patent_app_type] => utility
[patent_app_number] => 16/795496
[patent_app_country] => US
[patent_app_date] => 2020-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 47
[patent_no_of_words] => 19920
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 257
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16795496
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/795496 | Light emitting device | Feb 18, 2020 | Issued |
Array
(
[id] => 17040616
[patent_doc_number] => 20210257252
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-19
[patent_title] => MULTI-STEP PROCESS FOR FLOWABLE GAP-FILL FILM
[patent_app_type] => utility
[patent_app_number] => 16/792646
[patent_app_country] => US
[patent_app_date] => 2020-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11975
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16792646
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/792646 | Multi-step process for flowable gap-fill film | Feb 16, 2020 | Issued |
Array
(
[id] => 16172840
[patent_doc_number] => 10714417
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-14
[patent_title] => Semiconductor device with electroplated die attach
[patent_app_type] => utility
[patent_app_number] => 16/791922
[patent_app_country] => US
[patent_app_date] => 2020-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 2296
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16791922
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/791922 | Semiconductor device with electroplated die attach | Feb 13, 2020 | Issued |
Array
(
[id] => 16256689
[patent_doc_number] => 20200266064
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-20
[patent_title] => METHOD OF PROCESSING A SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 16/790563
[patent_app_country] => US
[patent_app_date] => 2020-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6135
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16790563
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/790563 | METHOD OF PROCESSING A SUBSTRATE | Feb 12, 2020 | Pending |
Array
(
[id] => 16256673
[patent_doc_number] => 20200266048
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-20
[patent_title] => SELECTIVE DEPOSITION OF SILICON NITRIDE
[patent_app_type] => utility
[patent_app_number] => 16/789106
[patent_app_country] => US
[patent_app_date] => 2020-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2732
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16789106
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/789106 | Selective deposition of silicon nitride | Feb 11, 2020 | Issued |
Array
(
[id] => 17025552
[patent_doc_number] => 20210249424
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-12
[patent_title] => MEMORY DEVICES AND METHODS OF MANUFACTURING THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/788245
[patent_app_country] => US
[patent_app_date] => 2020-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12174
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16788245
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/788245 | Memory devices and methods of manufacturing thereof | Feb 10, 2020 | Issued |