
Brook Kebede
Examiner (ID: 3615, Phone: (571)272-1862 , Office: P/2894 )
| Most Active Art Unit | 2894 |
| Art Unit(s) | 2894, 2818, 2823 |
| Total Applications | 2203 |
| Issued Applications | 1918 |
| Pending Applications | 116 |
| Abandoned Applications | 191 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15688449
[patent_doc_number] => 20200098888
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-26
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/142672
[patent_app_country] => US
[patent_app_date] => 2018-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10491
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16142672
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/142672 | Semiconductor device | Sep 25, 2018 | Issued |
Array
(
[id] => 17716690
[patent_doc_number] => 11380689
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-05
[patent_title] => Semiconductor memory device, method of manufacturing the same, and electronic device including the semiconductor memory device
[patent_app_type] => utility
[patent_app_number] => 16/626793
[patent_app_country] => US
[patent_app_date] => 2018-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 47
[patent_figures_cnt] => 94
[patent_no_of_words] => 14196
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16626793
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/626793 | Semiconductor memory device, method of manufacturing the same, and electronic device including the semiconductor memory device | Sep 20, 2018 | Issued |
Array
(
[id] => 13832871
[patent_doc_number] => 20190019920
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-17
[patent_title] => LIGHT EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/136102
[patent_app_country] => US
[patent_app_date] => 2018-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6455
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16136102
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/136102 | Light emitting device | Sep 18, 2018 | Issued |
Array
(
[id] => 17697418
[patent_doc_number] => 11371136
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-28
[patent_title] => Methods for selective deposition of dielectric on silicon oxide
[patent_app_type] => utility
[patent_app_number] => 16/647794
[patent_app_country] => US
[patent_app_date] => 2018-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 1
[patent_no_of_words] => 4728
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16647794
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/647794 | Methods for selective deposition of dielectric on silicon oxide | Sep 18, 2018 | Issued |
Array
(
[id] => 15673167
[patent_doc_number] => 10600825
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-24
[patent_title] => Manufacturing method for TFT array substrate and TFT array substrate
[patent_app_type] => utility
[patent_app_number] => 16/098441
[patent_app_country] => US
[patent_app_date] => 2018-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 20
[patent_no_of_words] => 4828
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16098441
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/098441 | Manufacturing method for TFT array substrate and TFT array substrate | Sep 17, 2018 | Issued |
Array
(
[id] => 16410065
[patent_doc_number] => 10818629
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-27
[patent_title] => Tall and fine pitch interconnects
[patent_app_type] => utility
[patent_app_number] => 16/127696
[patent_app_country] => US
[patent_app_date] => 2018-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 6693
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16127696
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/127696 | Tall and fine pitch interconnects | Sep 10, 2018 | Issued |
Array
(
[id] => 16203796
[patent_doc_number] => 10729006
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-28
[patent_title] => Wiring substrate for electronic component inspection apparatus
[patent_app_type] => utility
[patent_app_number] => 16/125906
[patent_app_country] => US
[patent_app_date] => 2018-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 4219
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16125906
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/125906 | Wiring substrate for electronic component inspection apparatus | Sep 9, 2018 | Issued |
Array
(
[id] => 16638055
[patent_doc_number] => 10916570
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-09
[patent_title] => Array substrate and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 16/312814
[patent_app_country] => US
[patent_app_date] => 2018-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 4247
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16312814
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/312814 | Array substrate and manufacturing method thereof | Sep 2, 2018 | Issued |
Array
(
[id] => 17181299
[patent_doc_number] => 11158548
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-26
[patent_title] => Overlay measurement using multiple wavelengths
[patent_app_type] => utility
[patent_app_number] => 16/092559
[patent_app_country] => US
[patent_app_date] => 2018-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 6287
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16092559
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/092559 | Overlay measurement using multiple wavelengths | Sep 2, 2018 | Issued |
Array
(
[id] => 13996189
[patent_doc_number] => 20190067252
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-28
[patent_title] => METHODS AND SYSTEMS FOR IMPROVING POWER DELIVERY AND SIGNALING IN STACKED SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/115492
[patent_app_country] => US
[patent_app_date] => 2018-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6005
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16115492
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/115492 | Methods and systems for improving power delivery and signaling in stacked semiconductor devices | Aug 27, 2018 | Issued |
Array
(
[id] => 17424544
[patent_doc_number] => 11258008
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-22
[patent_title] => Semiconductor device and manufacturing method for same
[patent_app_type] => utility
[patent_app_number] => 16/642526
[patent_app_country] => US
[patent_app_date] => 2018-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6945
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16642526
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/642526 | Semiconductor device and manufacturing method for same | Aug 23, 2018 | Issued |
Array
(
[id] => 16835235
[patent_doc_number] => 11011495
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-18
[patent_title] => Multiple-die integrated circuit with integrated voltage regulator
[patent_app_type] => utility
[patent_app_number] => 16/110678
[patent_app_country] => US
[patent_app_date] => 2018-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5388
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16110678
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/110678 | Multiple-die integrated circuit with integrated voltage regulator | Aug 22, 2018 | Issued |
Array
(
[id] => 17274677
[patent_doc_number] => 20210380875
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-09
[patent_title] => STABLE QUANTUM DOT FILM FOR DISPLAY APPLICATIONS
[patent_app_type] => utility
[patent_app_number] => 16/639612
[patent_app_country] => US
[patent_app_date] => 2018-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6386
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16639612
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/639612 | STABLE QUANTUM DOT FILM FOR DISPLAY APPLICATIONS | Aug 16, 2018 | Abandoned |
Array
(
[id] => 15532559
[patent_doc_number] => 20200058585
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-20
[patent_title] => METHOD OF FORMING A STRAIGHT VIA PROFILE WITH PRECISE CRITICAL DIMENSION CONTROL
[patent_app_type] => utility
[patent_app_number] => 16/104403
[patent_app_country] => US
[patent_app_date] => 2018-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6884
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16104403
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/104403 | Method of forming a straight via profile with precise critical dimension control | Aug 16, 2018 | Issued |
Array
(
[id] => 16448357
[patent_doc_number] => 10840288
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-17
[patent_title] => Imaging device, imaging apparatus, and image input device
[patent_app_type] => utility
[patent_app_number] => 16/104368
[patent_app_country] => US
[patent_app_date] => 2018-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 4941
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16104368
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/104368 | Imaging device, imaging apparatus, and image input device | Aug 16, 2018 | Issued |
Array
(
[id] => 13963429
[patent_doc_number] => 20190058059
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-21
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING NON-MONOCRYSTALLINE STRINGER ADJACENT A SUPERLATTICE-STI INTERFACE
[patent_app_type] => utility
[patent_app_number] => 16/104261
[patent_app_country] => US
[patent_app_date] => 2018-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7962
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16104261
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/104261 | SEMICONDUCTOR DEVICE INCLUDING NON-MONOCRYSTALLINE STRINGER ADJACENT A SUPERLATTICE-STI INTERFACE | Aug 16, 2018 | Abandoned |
Array
(
[id] => 13963489
[patent_doc_number] => 20190058089
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-21
[patent_title] => LIGHT EMITTING DEVICE AND LIGHT EMITTING DEVICE PACKAGE
[patent_app_type] => utility
[patent_app_number] => 16/104405
[patent_app_country] => US
[patent_app_date] => 2018-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4410
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16104405
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/104405 | Light emitting device and light emitting device package | Aug 16, 2018 | Issued |
Array
(
[id] => 16433073
[patent_doc_number] => 10833172
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-10
[patent_title] => Gate stack reliability in vertical transport field effect transistors
[patent_app_type] => utility
[patent_app_number] => 16/104230
[patent_app_country] => US
[patent_app_date] => 2018-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 6861
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16104230
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/104230 | Gate stack reliability in vertical transport field effect transistors | Aug 16, 2018 | Issued |
Array
(
[id] => 16194111
[patent_doc_number] => 20200234960
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-23
[patent_title] => Ge-CONTAINING Co-FILM FORMING MATERIAL, Ge-CONTAINING Co FILM AND FILM FORMING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/637320
[patent_app_country] => US
[patent_app_date] => 2018-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16175
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16637320
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/637320 | Ge-containing Co-film forming material, Ge-containing Co film and film forming method thereof | Aug 1, 2018 | Issued |
Array
(
[id] => 13571439
[patent_doc_number] => 20180337267
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-22
[patent_title] => FinFET Device and Fabricating Method Thereof
[patent_app_type] => utility
[patent_app_number] => 16/050217
[patent_app_country] => US
[patent_app_date] => 2018-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6196
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16050217
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/050217 | FinFET device and fabricating method thereof | Jul 30, 2018 | Issued |