
Brook Kebede
Examiner (ID: 2450, Phone: (571)272-1862 , Office: P/2894 )
| Most Active Art Unit | 2894 |
| Art Unit(s) | 2894, 2818, 2823 |
| Total Applications | 2158 |
| Issued Applications | 1886 |
| Pending Applications | 118 |
| Abandoned Applications | 190 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19101055
[patent_doc_number] => 20240120283
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-11
[patent_title] => INTERPOSERS FOR MICROELECTRONIC DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/381061
[patent_app_country] => US
[patent_app_date] => 2023-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10777
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18381061
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/381061 | Interposers for microelectronic devices | Oct 16, 2023 | Issued |
Array
(
[id] => 19986968
[patent_doc_number] => 20250125190
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-17
[patent_title] => SEMICONDUCTOR DEVICE STRUCTURE WITH REDUCED CRITICAL DIMENSION AND METHOD FOR PREPARING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/380312
[patent_app_country] => US
[patent_app_date] => 2023-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4208
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18380312
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/380312 | SEMICONDUCTOR DEVICE STRUCTURE WITH REDUCED CRITICAL DIMENSION AND METHOD FOR PREPARING THE SAME | Oct 15, 2023 | Pending |
Array
(
[id] => 19986968
[patent_doc_number] => 20250125190
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-17
[patent_title] => SEMICONDUCTOR DEVICE STRUCTURE WITH REDUCED CRITICAL DIMENSION AND METHOD FOR PREPARING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/380312
[patent_app_country] => US
[patent_app_date] => 2023-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4208
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18380312
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/380312 | SEMICONDUCTOR DEVICE STRUCTURE WITH REDUCED CRITICAL DIMENSION AND METHOD FOR PREPARING THE SAME | Oct 15, 2023 | Pending |
Array
(
[id] => 19986968
[patent_doc_number] => 20250125190
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-17
[patent_title] => SEMICONDUCTOR DEVICE STRUCTURE WITH REDUCED CRITICAL DIMENSION AND METHOD FOR PREPARING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/380312
[patent_app_country] => US
[patent_app_date] => 2023-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4208
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18380312
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/380312 | SEMICONDUCTOR DEVICE STRUCTURE WITH REDUCED CRITICAL DIMENSION AND METHOD FOR PREPARING THE SAME | Oct 15, 2023 | Pending |
Array
(
[id] => 19918617
[patent_doc_number] => 12293993
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-06
[patent_title] => 3D chip sharing data bus
[patent_app_type] => utility
[patent_app_number] => 18/379925
[patent_app_country] => US
[patent_app_date] => 2023-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 31
[patent_no_of_words] => 11157
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18379925
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/379925 | 3D chip sharing data bus | Oct 12, 2023 | Issued |
Array
(
[id] => 19363271
[patent_doc_number] => 20240265305
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-08
[patent_title] => Direct-Bonded Native Interconnects And Active Base Die
[patent_app_type] => utility
[patent_app_number] => 18/379907
[patent_app_country] => US
[patent_app_date] => 2023-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11470
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18379907
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/379907 | Direct-bonded native interconnects and active base die | Oct 12, 2023 | Issued |
Array
(
[id] => 19363271
[patent_doc_number] => 20240265305
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-08
[patent_title] => Direct-Bonded Native Interconnects And Active Base Die
[patent_app_type] => utility
[patent_app_number] => 18/379907
[patent_app_country] => US
[patent_app_date] => 2023-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11470
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18379907
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/379907 | Direct-bonded native interconnects and active base die | Oct 12, 2023 | Issued |
Array
(
[id] => 18943523
[patent_doc_number] => 20240038662
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-01
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/482301
[patent_app_country] => US
[patent_app_date] => 2023-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6308
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18482301
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/482301 | Semiconductor device | Oct 5, 2023 | Issued |
Array
(
[id] => 19364242
[patent_doc_number] => 20240266276
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-08
[patent_title] => STRIP SUBSTRATE AND SEMICONDUCTOR PACKAGE INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/474336
[patent_app_country] => US
[patent_app_date] => 2023-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8805
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18474336
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/474336 | STRIP SUBSTRATE AND SEMICONDUCTOR PACKAGE INCLUDING THE SAME | Sep 25, 2023 | Pending |
Array
(
[id] => 18865988
[patent_doc_number] => 20230420425
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-28
[patent_title] => Display Device
[patent_app_type] => utility
[patent_app_number] => 18/466128
[patent_app_country] => US
[patent_app_date] => 2023-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3741
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18466128
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/466128 | Display Device | Sep 12, 2023 | Pending |
Array
(
[id] => 19073327
[patent_doc_number] => 20240107753
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-28
[patent_title] => INTEGRATED CIRCUIT DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/466357
[patent_app_country] => US
[patent_app_date] => 2023-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10165
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18466357
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/466357 | INTEGRATED CIRCUIT DEVICE AND METHOD OF MANUFACTURING THE SAME | Sep 12, 2023 | Pending |
Array
(
[id] => 18865988
[patent_doc_number] => 20230420425
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-28
[patent_title] => Display Device
[patent_app_type] => utility
[patent_app_number] => 18/466128
[patent_app_country] => US
[patent_app_date] => 2023-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3741
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18466128
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/466128 | Display Device | Sep 12, 2023 | Pending |
Array
(
[id] => 19148584
[patent_doc_number] => 20240147702
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-02
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/244456
[patent_app_country] => US
[patent_app_date] => 2023-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9387
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18244456
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/244456 | SEMICONDUCTOR DEVICE | Sep 10, 2023 | Pending |
Array
(
[id] => 19386853
[patent_doc_number] => 20240276723
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-15
[patent_title] => VERTICAL MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/463500
[patent_app_country] => US
[patent_app_date] => 2023-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13437
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18463500
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/463500 | VERTICAL MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME | Sep 7, 2023 | Pending |
Array
(
[id] => 18865796
[patent_doc_number] => 20230420233
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-28
[patent_title] => SMALL GAP DEVICE SYSTEM AND METHOD OF FABRICATION
[patent_app_type] => utility
[patent_app_number] => 18/243972
[patent_app_country] => US
[patent_app_date] => 2023-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6877
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 232
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18243972
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/243972 | SMALL GAP DEVICE SYSTEM AND METHOD OF FABRICATION | Sep 7, 2023 | Abandoned |
Array
(
[id] => 19394794
[patent_doc_number] => 20240284664
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-22
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/462677
[patent_app_country] => US
[patent_app_date] => 2023-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10233
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18462677
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/462677 | SEMICONDUCTOR DEVICE | Sep 6, 2023 | Pending |
Array
(
[id] => 19394794
[patent_doc_number] => 20240284664
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-22
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/462677
[patent_app_country] => US
[patent_app_date] => 2023-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10233
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18462677
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/462677 | SEMICONDUCTOR DEVICE | Sep 6, 2023 | Pending |
Array
(
[id] => 19007252
[patent_doc_number] => 20240071323
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-29
[patent_title] => Display Panel and Display Apparatus
[patent_app_type] => utility
[patent_app_number] => 18/452264
[patent_app_country] => US
[patent_app_date] => 2023-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11458
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18452264
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/452264 | Display panel and display apparatus | Aug 17, 2023 | Issued |
Array
(
[id] => 18823100
[patent_doc_number] => 20230397441
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-07
[patent_title] => 3D SEMICONDUCTOR DEVICES AND STRUCTURES WITH TRANSISTORS
[patent_app_type] => utility
[patent_app_number] => 18/234368
[patent_app_country] => US
[patent_app_date] => 2023-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16168
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18234368
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/234368 | 3D semiconductor devices and structures with transistors | Aug 14, 2023 | Issued |
Array
(
[id] => 19775625
[patent_doc_number] => 20250057051
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-13
[patent_title] => FABRICATION OF ELECTROPLATED NICKEL-IRON LAYERS WITH TITANIUM-COPPER SEED LAYER
[patent_app_type] => utility
[patent_app_number] => 18/448657
[patent_app_country] => US
[patent_app_date] => 2023-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7009
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18448657
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/448657 | FABRICATION OF ELECTROPLATED NICKEL-IRON LAYERS WITH TITANIUM-COPPER SEED LAYER | Aug 10, 2023 | Pending |