
Brook Kebede
Examiner (ID: 4420)
| Most Active Art Unit | 2894 |
| Art Unit(s) | 2823, 2894, 2818 |
| Total Applications | 2152 |
| Issued Applications | 1882 |
| Pending Applications | 114 |
| Abandoned Applications | 188 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15315323
[patent_doc_number] => 10522375
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-31
[patent_title] => Monitoring system for deposition and method of operation thereof
[patent_app_type] => utility
[patent_app_number] => 15/840215
[patent_app_country] => US
[patent_app_date] => 2017-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 7813
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15840215
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/840215 | Monitoring system for deposition and method of operation thereof | Dec 12, 2017 | Issued |
Array
(
[id] => 12615390
[patent_doc_number] => 20180096960
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-05
[patent_title] => Tall and Fine Pitch Interconnects
[patent_app_type] => utility
[patent_app_number] => 15/831231
[patent_app_country] => US
[patent_app_date] => 2017-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6665
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15831231
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/831231 | Tall and fine pitch interconnects | Dec 3, 2017 | Issued |
Array
(
[id] => 14350911
[patent_doc_number] => 20190157428
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-23
[patent_title] => THIN FILM TRANSISTOR AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/741116
[patent_app_country] => US
[patent_app_date] => 2017-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8219
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15741116
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/741116 | Thin film transistor and manufacturing method thereof | Nov 28, 2017 | Issued |
Array
(
[id] => 15955175
[patent_doc_number] => 10665501
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-26
[patent_title] => Deposition of Aluminum oxide etch stop layers
[patent_app_type] => utility
[patent_app_number] => 15/821097
[patent_app_country] => US
[patent_app_date] => 2017-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 11565
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15821097
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/821097 | Deposition of Aluminum oxide etch stop layers | Nov 21, 2017 | Issued |
Array
(
[id] => 12668683
[patent_doc_number] => 20180114727
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-26
[patent_title] => FIELD EFFECT TRANSISTOR WITH STACKED NANOWIRE-LIKE CHANNELS AND METHODS OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/818657
[patent_app_country] => US
[patent_app_date] => 2017-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15216
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 215
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15818657
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/818657 | Field effect transistor with stacked nanowire-like channels and methods of manufacturing the same | Nov 19, 2017 | Issued |
Array
(
[id] => 12188758
[patent_doc_number] => 20180047694
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-15
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/793173
[patent_app_country] => US
[patent_app_date] => 2017-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8122
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15793173
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/793173 | Semiconductor device | Oct 24, 2017 | Issued |
Array
(
[id] => 12223623
[patent_doc_number] => 20180061983
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-01
[patent_title] => 'SEMICONDUCTOR DEVICE AND A METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/789191
[patent_app_country] => US
[patent_app_date] => 2017-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 66
[patent_figures_cnt] => 66
[patent_no_of_words] => 24348
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15789191
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/789191 | Semiconductor device and a method for manufacturing a semiconductor device | Oct 19, 2017 | Issued |
Array
(
[id] => 13257195
[patent_doc_number] => 10141295
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-27
[patent_title] => Method for manufacturing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/730977
[patent_app_country] => US
[patent_app_date] => 2017-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 44
[patent_no_of_words] => 14973
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15730977
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/730977 | Method for manufacturing semiconductor device | Oct 11, 2017 | Issued |
Array
(
[id] => 14163873
[patent_doc_number] => 20190109039
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-11
[patent_title] => DEVICE ISOLATION STRUCTURE AND METHODS OF MANUFACTURING THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/726405
[patent_app_country] => US
[patent_app_date] => 2017-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5841
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15726405
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/726405 | Device isolation structure and methods of manufacturing thereof | Oct 5, 2017 | Issued |
Array
(
[id] => 16308688
[patent_doc_number] => 10777496
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-15
[patent_title] => Chip packages with sintered interconnects formed out of pads
[patent_app_type] => utility
[patent_app_number] => 15/726526
[patent_app_country] => US
[patent_app_date] => 2017-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 13
[patent_no_of_words] => 5038
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 339
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15726526
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/726526 | Chip packages with sintered interconnects formed out of pads | Oct 5, 2017 | Issued |
Array
(
[id] => 13808483
[patent_doc_number] => 10181510
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-01-15
[patent_title] => Semiconductor device and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 15/726535
[patent_app_country] => US
[patent_app_date] => 2017-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 8208
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15726535
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/726535 | Semiconductor device and method for fabricating the same | Oct 5, 2017 | Issued |
Array
(
[id] => 12778858
[patent_doc_number] => 20180151454
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-31
[patent_title] => METHOD FOR ADJUSTING ETCHING PARAMETERS
[patent_app_type] => utility
[patent_app_number] => 15/725554
[patent_app_country] => US
[patent_app_date] => 2017-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6963
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15725554
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/725554 | Method for adjusting etching parameters | Oct 4, 2017 | Issued |
Array
(
[id] => 15070955
[patent_doc_number] => 10464953
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-05
[patent_title] => Carbon bridged aminosilane compounds for high growth rate silicon-containing films
[patent_app_type] => utility
[patent_app_number] => 15/725122
[patent_app_country] => US
[patent_app_date] => 2017-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 13501
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 270
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15725122
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/725122 | Carbon bridged aminosilane compounds for high growth rate silicon-containing films | Oct 3, 2017 | Issued |
Array
(
[id] => 15250459
[patent_doc_number] => 10510758
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-17
[patent_title] => Semiconductor memory device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 15/725275
[patent_app_country] => US
[patent_app_date] => 2017-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 4267
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15725275
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/725275 | Semiconductor memory device and manufacturing method thereof | Oct 3, 2017 | Issued |
Array
(
[id] => 12631263
[patent_doc_number] => 20180102251
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-12
[patent_title] => Direct-bonded native interconnects and active base die
[patent_app_type] => utility
[patent_app_number] => 15/725030
[patent_app_country] => US
[patent_app_date] => 2017-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11412
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15725030
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/725030 | Direct-bonded native interconnects and active base die | Oct 3, 2017 | Issued |
Array
(
[id] => 13188025
[patent_doc_number] => 10109539
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-10-23
[patent_title] => Integrated circuit including NCEM-enabled, tip-to-side gap-configured fill cells, with NCEM pads formed from at least three conductive stripes positioned between adjacent gates
[patent_app_type] => utility
[patent_app_number] => 15/719584
[patent_app_country] => US
[patent_app_date] => 2017-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 195
[patent_figures_cnt] => 300
[patent_no_of_words] => 44034
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 334
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15719584
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/719584 | Integrated circuit including NCEM-enabled, tip-to-side gap-configured fill cells, with NCEM pads formed from at least three conductive stripes positioned between adjacent gates | Sep 28, 2017 | Issued |
Array
(
[id] => 17251267
[patent_doc_number] => 11186742
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-30
[patent_title] => Sealing resin composition, electronic component device, and method of manufacturing electronic component device
[patent_app_type] => utility
[patent_app_number] => 16/341764
[patent_app_country] => US
[patent_app_date] => 2017-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7513
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16341764
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/341764 | Sealing resin composition, electronic component device, and method of manufacturing electronic component device | Sep 25, 2017 | Issued |
Array
(
[id] => 17251267
[patent_doc_number] => 11186742
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-30
[patent_title] => Sealing resin composition, electronic component device, and method of manufacturing electronic component device
[patent_app_type] => utility
[patent_app_number] => 16/341764
[patent_app_country] => US
[patent_app_date] => 2017-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7513
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16341764
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/341764 | Sealing resin composition, electronic component device, and method of manufacturing electronic component device | Sep 25, 2017 | Issued |
Array
(
[id] => 17251267
[patent_doc_number] => 11186742
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-30
[patent_title] => Sealing resin composition, electronic component device, and method of manufacturing electronic component device
[patent_app_type] => utility
[patent_app_number] => 16/341764
[patent_app_country] => US
[patent_app_date] => 2017-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7513
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16341764
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/341764 | Sealing resin composition, electronic component device, and method of manufacturing electronic component device | Sep 25, 2017 | Issued |
Array
(
[id] => 17251267
[patent_doc_number] => 11186742
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-30
[patent_title] => Sealing resin composition, electronic component device, and method of manufacturing electronic component device
[patent_app_type] => utility
[patent_app_number] => 16/341764
[patent_app_country] => US
[patent_app_date] => 2017-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7513
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16341764
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/341764 | Sealing resin composition, electronic component device, and method of manufacturing electronic component device | Sep 25, 2017 | Issued |