Brook Kebede

Array ( [id] => 6618711 [patent_doc_number] => 20020064958 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-05-30 [patent_title] => 'Exposure method' [patent_app_type] => new [patent_app_number] => 09/982433 [patent_app_country] => US [patent_app_date] => 2001-10-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5856 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0064/20020064958.pdf [firstpage_image] =>[orig_patent_app_number] => 09982433 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1050071 [patent_doc_number] => 06861348 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-03-01 [patent_title] => 'Pre-pattern surface modification of low-k dielectrics' [patent_app_type] => utility [patent_app_number] => 09/982654 [patent_app_country] => US [patent_app_date] => 2001-10-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 6 [patent_no_of_words] => 2270 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/861/06861348.pdf [firstpage_image] =>[orig_patent_app_number] => 09982654 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6813732 [patent_doc_number] => 20030073282 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-04-17 [patent_title] => 'Vertical/horizontal MIMCap method' [patent_app_type] => new [patent_app_number] => 09/977004 [patent_app_country] => US [patent_app_date] => 2001-10-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3878 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0073/20030073282.pdf [firstpage_image] =>[orig_patent_app_number] => 09977004 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6811782 [patent_doc_number] => 20030071332 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-04-17 [patent_title] => 'Semiconductor packaging structure' [patent_app_type] => new [patent_app_number] => 09/975833 [patent_app_country] => US [patent_app_date] => 2001-10-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 2627 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0071/20030071332.pdf [firstpage_image] =>[orig_patent_app_number] => 09975833 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6811705 [patent_doc_number] => 20030071255 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-04-17 [patent_title] => 'Forming tapered lower electrode phase-change memories' [patent_app_type] => new [patent_app_number] => 09/975163 [patent_app_country] => US [patent_app_date] => 2001-10-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2156 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 20 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0071/20030071255.pdf [firstpage_image] =>[orig_patent_app_number] => 09975163 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6817622 [patent_doc_number] => 20030068580 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-04-10 [patent_title] => 'Ceramic shadow-mask in IC process flow' [patent_app_type] => new [patent_app_number] => 09/971604 [patent_app_country] => US [patent_app_date] => 2001-10-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1499 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0068/20030068580.pdf [firstpage_image] =>[orig_patent_app_number] => 09971604 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6594731 [patent_doc_number] => 20020042152 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-04-11 [patent_title] => 'Method of fabricating and/or repairing a light emitting device' [patent_app_type] => new [patent_app_number] => 09/973133 [patent_app_country] => US [patent_app_date] => 2001-10-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 16319 [patent_no_of_claims] => 58 [patent_no_of_ind_claims] => 14 [patent_words_short_claim] => 43 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0042/20020042152.pdf [firstpage_image] =>[orig_patent_app_number] => 09973133 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6765792 [patent_doc_number] => 20030100192 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-05-29 [patent_title] => 'Method for forming ceramic microstructures on a substrate using a mold and articles formed by the method' [patent_app_type] => new [patent_app_number] => 09/974223 [patent_app_country] => US [patent_app_date] => 2001-10-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 10345 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 44 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0100/20030100192.pdf [firstpage_image] =>[orig_patent_app_number] => 09974223 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6595341 [patent_doc_number] => 20020042192 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-04-11 [patent_title] => 'Shower head, substrate treatment apparatus and substrate manufacturing method' [patent_app_type] => new [patent_app_number] => 09/973124 [patent_app_country] => US [patent_app_date] => 2001-10-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3887 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0042/20020042192.pdf [firstpage_image] =>[orig_patent_app_number] => 09973124 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6033050 [patent_doc_number] => 20020019133 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-02-14 [patent_title] => 'Resin for semiconductor wire' [patent_app_type] => new [patent_app_number] => 09/970983 [patent_app_country] => US [patent_app_date] => 2001-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4544 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 244 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0019/20020019133.pdf [firstpage_image] =>[orig_patent_app_number] => 09970983 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1291086 [patent_doc_number] => 06630384 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-10-07 [patent_title] => 'Method of fabricating double densed core gates in sonos flash memory' [patent_app_type] => B1 [patent_app_number] => 09/971483 [patent_app_country] => US [patent_app_date] => 2001-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 5234 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/630/06630384.pdf [firstpage_image] =>[orig_patent_app_number] => 09971483 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1101808 [patent_doc_number] => 06815369 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-11-09 [patent_title] => 'Method for monitoring deposition reaction during processing the surface of a semiconductor substrate' [patent_app_type] => B2 [patent_app_number] => 09/970763 [patent_app_country] => US [patent_app_date] => 2001-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 9249 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/815/06815369.pdf [firstpage_image] =>[orig_patent_app_number] => 09970763 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5874140 [patent_doc_number] => 20020048952 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-04-25 [patent_title] => 'Hard Mask for copper plasma etch' [patent_app_type] => new [patent_app_number] => 09/969194 [patent_app_country] => US [patent_app_date] => 2001-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1857 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0048/20020048952.pdf [firstpage_image] =>[orig_patent_app_number] => 09969194 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1046727 [patent_doc_number] => 06864121 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-03-08 [patent_title] => 'Method of manufacturing circuit device' [patent_app_type] => utility [patent_app_number] => 09/970013 [patent_app_country] => US [patent_app_date] => 2001-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 27 [patent_no_of_words] => 7753 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/864/06864121.pdf [firstpage_image] =>[orig_patent_app_number] => 09970013 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1354809 [patent_doc_number] => 06576544 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-10 [patent_title] => 'Local interconnect' [patent_app_type] => B1 [patent_app_number] => 09/966464 [patent_app_country] => US [patent_app_date] => 2001-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 9 [patent_no_of_words] => 3861 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/576/06576544.pdf [firstpage_image] =>[orig_patent_app_number] => 09966464 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5859227 [patent_doc_number] => 20020123181 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-09-05 [patent_title] => 'Method for manufacturing semiconductor device and semiconductor device manufactured thereby' [patent_app_type] => new [patent_app_number] => 09/960974 [patent_app_country] => US [patent_app_date] => 2001-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 29 [patent_no_of_words] => 7973 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 239 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0123/20020123181.pdf [firstpage_image] =>[orig_patent_app_number] => 09960974 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1027931 [patent_doc_number] => 06881647 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-04-19 [patent_title] => 'Synthesis of layers, coatings or films using templates' [patent_app_type] => utility [patent_app_number] => 09/957123 [patent_app_country] => US [patent_app_date] => 2001-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 24 [patent_no_of_words] => 13128 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/881/06881647.pdf [firstpage_image] =>[orig_patent_app_number] => 09957123 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1246714 [patent_doc_number] => 06677675 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-01-13 [patent_title] => 'Microelectronic devices and microelectronic die packages' [patent_app_type] => B2 [patent_app_number] => 09/955612 [patent_app_country] => US [patent_app_date] => 2001-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 4039 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/677/06677675.pdf [firstpage_image] =>[orig_patent_app_number] => 09955612 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6616129 [patent_doc_number] => 20020016023 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-02-07 [patent_title] => 'Method and apparatus for packaging a microelectronic die' [patent_app_type] => new [patent_app_number] => 09/955620 [patent_app_country] => US [patent_app_date] => 2001-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4024 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0016/20020016023.pdf [firstpage_image] =>[orig_patent_app_number] => 09955620 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5873999 [patent_doc_number] => 20020048843 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-04-25 [patent_title] => 'Method and apparatus for packaging a microelectronic die' [patent_app_type] => new [patent_app_number] => 09/955613 [patent_app_country] => US [patent_app_date] => 2001-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4022 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0048/20020048843.pdf [firstpage_image] =>[orig_patent_app_number] => 09955613 [rel_patent_id] =>[rel_patent_doc_number] =>)