Brook Kebede

Array ( [id] => 1403955 [patent_doc_number] => 06541843 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-04-01 [patent_title] => 'Anti-reflective coatings and methods for forming and using same' [patent_app_type] => B2 [patent_app_number] => 09/939409 [patent_app_country] => US [patent_app_date] => 2001-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 9068 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/541/06541843.pdf [firstpage_image] =>[orig_patent_app_number] => 09939409 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6474514 [patent_doc_number] => 20020022359 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-02-21 [patent_title] => 'Anti-reflective coatings and methods for forming and using same' [patent_app_type] => new [patent_app_number] => 09/939415 [patent_app_country] => US [patent_app_date] => 2001-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 9141 [patent_no_of_claims] => 60 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0022/20020022359.pdf [firstpage_image] =>[orig_patent_app_number] => 09939415 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6141787 [patent_doc_number] => 20020001919 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-01-03 [patent_title] => 'Method of forming partial reverse active mask' [patent_app_type] => new [patent_app_number] => 09/933923 [patent_app_country] => US [patent_app_date] => 2001-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2186 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20020001919.pdf [firstpage_image] =>[orig_patent_app_number] => 09933923 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6986860 [patent_doc_number] => 20010036692 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-11-01 [patent_title] => 'Crystalline semiconductor thin film, method of fabricating the same, semiconductor device and method of fabricating the same' [patent_app_type] => new [patent_app_number] => 09/894125 [patent_app_country] => US [patent_app_date] => 2001-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 8027 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 18 [patent_words_short_claim] => 25 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0036/20010036692.pdf [firstpage_image] =>[orig_patent_app_number] => 09894125 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6884923 [patent_doc_number] => 20010039085 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-11-08 [patent_title] => 'Methods of forming semicoductor circuit constructions and capacitor constructions' [patent_app_type] => new [patent_app_number] => 09/894320 [patent_app_country] => US [patent_app_date] => 2001-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4434 [patent_no_of_claims] => 92 [patent_no_of_ind_claims] => 18 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0039/20010039085.pdf [firstpage_image] =>[orig_patent_app_number] => 09894320 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7645717 [patent_doc_number] => 06472252 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-10-29 [patent_title] => 'Methods for ball grid array (BGA) encapsulation mold' [patent_app_type] => B2 [patent_app_number] => 09/886564 [patent_app_country] => US [patent_app_date] => 2001-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 3668 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 22 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/472/06472252.pdf [firstpage_image] =>[orig_patent_app_number] => 09886564 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6880237 [patent_doc_number] => 20010031524 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-10-18 [patent_title] => 'Nonvolatile memory device and manufacturing method therefor' [patent_app_type] => new [patent_app_number] => 09/882153 [patent_app_country] => US [patent_app_date] => 2001-06-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4657 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 251 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0031/20010031524.pdf [firstpage_image] =>[orig_patent_app_number] => 09882153 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6986845 [patent_doc_number] => 20010036677 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-11-01 [patent_title] => 'Semiconductor wafer having identification indication and method of manufacturing the same' [patent_app_type] => new [patent_app_number] => 09/878227 [patent_app_country] => US [patent_app_date] => 2001-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5889 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0036/20010036677.pdf [firstpage_image] =>[orig_patent_app_number] => 09878227 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6138060 [patent_doc_number] => 20020000676 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-01-03 [patent_title] => 'Resin-sealed semiconductor device and method of manufacturing the device' [patent_app_type] => new [patent_app_number] => 09/875258 [patent_app_country] => US [patent_app_date] => 2001-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2533 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0000/20020000676.pdf [firstpage_image] =>[orig_patent_app_number] => 09875258 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1545213 [patent_doc_number] => 06444535 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-09-03 [patent_title] => 'Method to reduce emitter to base capacitance and related structure' [patent_app_type] => B1 [patent_app_number] => 09/852183 [patent_app_country] => US [patent_app_date] => 2001-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5193 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/444/06444535.pdf [firstpage_image] =>[orig_patent_app_number] => 09852183 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1416760 [patent_doc_number] => 06518199 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-02-11 [patent_title] => 'Method and system for coating and developing' [patent_app_type] => B2 [patent_app_number] => 09/851134 [patent_app_country] => US [patent_app_date] => 2001-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 4378 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/518/06518199.pdf [firstpage_image] =>[orig_patent_app_number] => 09851134 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1324216 [patent_doc_number] => 06602764 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-08-05 [patent_title] => 'Methods of fabricating gallium nitride microelectronic layers on silicon layers' [patent_app_type] => B2 [patent_app_number] => 09/850687 [patent_app_country] => US [patent_app_date] => 2001-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 49 [patent_no_of_words] => 10169 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/602/06602764.pdf [firstpage_image] =>[orig_patent_app_number] => 09850687 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6834804 [patent_doc_number] => 20030162350 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-08-28 [patent_title] => 'Method for producing a bipolar transistor' [patent_app_type] => new [patent_app_number] => 10/275423 [patent_app_country] => US [patent_app_date] => 2003-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4816 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 16 [patent_words_short_claim] => 20 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0162/20030162350.pdf [firstpage_image] =>[orig_patent_app_number] => 10275423 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1379144 [patent_doc_number] => 06555448 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-04-29 [patent_title] => 'Semiconductor manufacturing method' [patent_app_type] => B2 [patent_app_number] => 09/847313 [patent_app_country] => US [patent_app_date] => 2001-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 14 [patent_no_of_words] => 4019 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/555/06555448.pdf [firstpage_image] =>[orig_patent_app_number] => 09847313 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1327277 [patent_doc_number] => 06599827 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-29 [patent_title] => 'Methods of forming capped copper interconnects with improved electromigration resistance' [patent_app_type] => B1 [patent_app_number] => 09/846273 [patent_app_country] => US [patent_app_date] => 2001-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 4838 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/599/06599827.pdf [firstpage_image] =>[orig_patent_app_number] => 09846273 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1302784 [patent_doc_number] => 06620671 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-16 [patent_title] => 'Method of fabricating transistor having a single crystalline gate conductor' [patent_app_type] => B1 [patent_app_number] => 09/846813 [patent_app_country] => US [patent_app_date] => 2001-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 3015 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/620/06620671.pdf [firstpage_image] =>[orig_patent_app_number] => 09846813 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1318436 [patent_doc_number] => 06605525 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-08-12 [patent_title] => 'Method for forming a wafer level package incorporating a multiplicity of elastomeric blocks and package formed' [patent_app_type] => B2 [patent_app_number] => 09/846643 [patent_app_country] => US [patent_app_date] => 2001-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 4477 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 218 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/605/06605525.pdf [firstpage_image] =>[orig_patent_app_number] => 09846643 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1581096 [patent_doc_number] => 06423599 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-23 [patent_title] => 'Method for fabricating a field effect transistor having dual gates in SOI (semiconductor on insulator) technology' [patent_app_type] => B1 [patent_app_number] => 09/846793 [patent_app_country] => US [patent_app_date] => 2001-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 14 [patent_no_of_words] => 3767 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 306 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/423/06423599.pdf [firstpage_image] =>[orig_patent_app_number] => 09846793 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1359153 [patent_doc_number] => 06573186 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-06-03 [patent_title] => 'Method for forming plug of semiconductor device' [patent_app_type] => B2 [patent_app_number] => 09/845174 [patent_app_country] => US [patent_app_date] => 2001-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 18 [patent_no_of_words] => 3754 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/573/06573186.pdf [firstpage_image] =>[orig_patent_app_number] => 09845174 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7093182 [patent_doc_number] => 20010034109 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-10-25 [patent_title] => 'TRENCH SEIMCONDUCTOR DEVICES REDUCED TRENCH PITCH' [patent_app_type] => new [patent_app_number] => 09/846872 [patent_app_country] => US [patent_app_date] => 2001-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3297 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0034/20010034109.pdf [firstpage_image] =>[orig_patent_app_number] => 09846872 [rel_patent_id] =>[rel_patent_doc_number] =>)