Bryan Bui
Examiner (ID: 11867, Phone: (571)272-2271 , Office: P/2865 )
Most Active Art Unit | 2863 |
Art Unit(s) | 2414, 2863, 2764, 2857, 2865 |
Total Applications | 2284 |
Issued Applications | 2045 |
Pending Applications | 88 |
Abandoned Applications | 151 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 16617614
[patent_doc_number] => 20210036267
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-04
[patent_title] => DISPLAY APPARATUS AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/073726
[patent_app_country] => US
[patent_app_date] => 2020-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5858
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17073726
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/073726 | Display apparatus and method of manufacturing the same | Oct 18, 2020 | Issued |
Array
(
[id] => 17787854
[patent_doc_number] => 11410990
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-08-09
[patent_title] => Silicon carbide MOSFET with optional asymmetric gate clamp
[patent_app_type] => utility
[patent_app_number] => 17/071695
[patent_app_country] => US
[patent_app_date] => 2020-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3811
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 317
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17071695
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/071695 | Silicon carbide MOSFET with optional asymmetric gate clamp | Oct 14, 2020 | Issued |
Array
(
[id] => 16601646
[patent_doc_number] => 20210028177
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-28
[patent_title] => Methods of Forming Integrated Assemblies Having Conductive Material Along Sidewall Surfaces of Semiconductor Pillars
[patent_app_type] => utility
[patent_app_number] => 17/070759
[patent_app_country] => US
[patent_app_date] => 2020-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7793
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17070759
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/070759 | Methods of forming integrated assemblies having conductive material along sidewall surfaces of semiconductor pillars | Oct 13, 2020 | Issued |
Array
(
[id] => 16765669
[patent_doc_number] => 20210111251
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-15
[patent_title] => SILICON CARBIDE SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/065062
[patent_app_country] => US
[patent_app_date] => 2020-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5307
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17065062
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/065062 | Silicon carbide semiconductor device and method for manufacturing the same | Oct 6, 2020 | Issued |
Array
(
[id] => 16586111
[patent_doc_number] => 20210020513
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-21
[patent_title] => METHOD AND APPARATUS FOR PLASMA DICING A SEMI-CONDUCTOR WAFER
[patent_app_type] => utility
[patent_app_number] => 17/061943
[patent_app_country] => US
[patent_app_date] => 2020-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10118
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17061943
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/061943 | Method and apparatus for plasma dicing a semi-conductor wafer | Oct 1, 2020 | Issued |
Array
(
[id] => 17729165
[patent_doc_number] => 11385552
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-12
[patent_title] => Method of measuring a structure, inspection apparatus, lithographic system and device manufacturing method
[patent_app_type] => utility
[patent_app_number] => 17/039308
[patent_app_country] => US
[patent_app_date] => 2020-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 15076
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17039308
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/039308 | Method of measuring a structure, inspection apparatus, lithographic system and device manufacturing method | Sep 29, 2020 | Issued |
Array
(
[id] => 16677596
[patent_doc_number] => 20210066362
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-04
[patent_title] => IMAGE SENSOR
[patent_app_type] => utility
[patent_app_number] => 17/035908
[patent_app_country] => US
[patent_app_date] => 2020-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9259
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17035908
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/035908 | Image sensor | Sep 28, 2020 | Issued |
Array
(
[id] => 17373799
[patent_doc_number] => 20220028851
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-27
[patent_title] => MULTICHIP PACKAGE MANUFACTURING PROCESS
[patent_app_type] => utility
[patent_app_number] => 17/034221
[patent_app_country] => US
[patent_app_date] => 2020-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4362
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 287
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17034221
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/034221 | Multichip package manufacturing process | Sep 27, 2020 | Issued |
Array
(
[id] => 16578979
[patent_doc_number] => 20210013380
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-14
[patent_title] => CONTROLLING OFF-STATE APPEARANCE OF A LIGHT EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/028926
[patent_app_country] => US
[patent_app_date] => 2020-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6193
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17028926
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/028926 | Controlling off-state appearance of a light emitting device | Sep 21, 2020 | Issued |
Array
(
[id] => 16560463
[patent_doc_number] => 20210005612
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-07
[patent_title] => INTEGRATED CIRCUIT WITH VERTICALLY STRUCTURED CAPACITIVE ELEMENT, AND ITS FABRICATING PROCESS
[patent_app_type] => utility
[patent_app_number] => 17/026869
[patent_app_country] => US
[patent_app_date] => 2020-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4243
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17026869
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/026869 | Integrated circuit with vertically structured capacitive element, and its fabricating process | Sep 20, 2020 | Issued |
Array
(
[id] => 16560464
[patent_doc_number] => 20210005613
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-07
[patent_title] => INTEGRATED CIRCUIT WITH VERTICALLY STRUCTURED CAPACITIVE ELEMENT, AND ITS FABRICATING PROCESS
[patent_app_type] => utility
[patent_app_number] => 17/026874
[patent_app_country] => US
[patent_app_date] => 2020-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4126
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17026874
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/026874 | Integrated circuit with vertically structured capacitive element, and its fabricating process | Sep 20, 2020 | Issued |
Array
(
[id] => 16545104
[patent_doc_number] => 20200411519
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-31
[patent_title] => SEMICONDUCTOR STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/019956
[patent_app_country] => US
[patent_app_date] => 2020-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9717
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17019956
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/019956 | Semiconductor structure | Sep 13, 2020 | Issued |
Array
(
[id] => 17130280
[patent_doc_number] => 20210305049
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-30
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/016600
[patent_app_country] => US
[patent_app_date] => 2020-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6156
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 367
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17016600
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/016600 | Semiconductor device and method for manufacturing the same | Sep 9, 2020 | Issued |
Array
(
[id] => 16781920
[patent_doc_number] => 20210118999
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-22
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/014032
[patent_app_country] => US
[patent_app_date] => 2020-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5716
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17014032
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/014032 | Semiconductor device | Sep 7, 2020 | Issued |
Array
(
[id] => 17448323
[patent_doc_number] => 20220068828
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-03
[patent_title] => SEMICONDUCTOR DEVICE HAVING A TRANSLATION FEATURE AND METHOD THEREFOR
[patent_app_type] => utility
[patent_app_number] => 17/004425
[patent_app_country] => US
[patent_app_date] => 2020-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6247
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17004425
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/004425 | Semiconductor device having a translation feature and method therefor | Aug 26, 2020 | Issued |
Array
(
[id] => 17295612
[patent_doc_number] => 20210391451
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-16
[patent_title] => INSULATED GATE BIPOLAR TRANSISTOR STRUCTURE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/000371
[patent_app_country] => US
[patent_app_date] => 2020-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7040
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17000371
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/000371 | Insulated gate bipolar transistor structure and manufacturing method thereof | Aug 23, 2020 | Issued |
Array
(
[id] => 18105720
[patent_doc_number] => 11545620
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-03
[patent_title] => Methods of manufacture precessional spin current magnetic tunnel junction devices
[patent_app_type] => utility
[patent_app_number] => 16/996573
[patent_app_country] => US
[patent_app_date] => 2020-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 7285
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16996573
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/996573 | Methods of manufacture precessional spin current magnetic tunnel junction devices | Aug 17, 2020 | Issued |
Array
(
[id] => 16981583
[patent_doc_number] => 20210225820
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-22
[patent_title] => DISPLAY DEVICE AND MANUFACTURING METHOD OF DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/990983
[patent_app_country] => US
[patent_app_date] => 2020-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4441
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16990983
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/990983 | Display device and manufacturing method of display device | Aug 10, 2020 | Issued |
Array
(
[id] => 18735782
[patent_doc_number] => 11804524
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-31
[patent_title] => Semiconductor device and method for producing same
[patent_app_type] => utility
[patent_app_number] => 16/987960
[patent_app_country] => US
[patent_app_date] => 2020-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 39
[patent_no_of_words] => 5585
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 422
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16987960
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/987960 | Semiconductor device and method for producing same | Aug 6, 2020 | Issued |
Array
(
[id] => 18371840
[patent_doc_number] => 11652022
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-16
[patent_title] => Power semiconductor device and method
[patent_app_type] => utility
[patent_app_number] => 16/944325
[patent_app_country] => US
[patent_app_date] => 2020-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 18
[patent_no_of_words] => 6992
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16944325
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/944325 | Power semiconductor device and method | Jul 30, 2020 | Issued |