
Bryan Bui
Examiner (ID: 11867, Phone: (571)272-2271 , Office: P/2865 )
Most Active Art Unit | 2863 |
Art Unit(s) | 2414, 2863, 2764, 2857, 2865 |
Total Applications | 2284 |
Issued Applications | 2045 |
Pending Applications | 88 |
Abandoned Applications | 151 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 18086912
[patent_doc_number] => 11537041
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-27
[patent_title] => Method of manufacturing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/937266
[patent_app_country] => US
[patent_app_date] => 2020-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 10097
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16937266
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/937266 | Method of manufacturing semiconductor device | Jul 22, 2020 | Issued |
Array
(
[id] => 18120773
[patent_doc_number] => 11552172
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-10
[patent_title] => Silicon carbide device with compensation layer and method of manufacturing
[patent_app_type] => utility
[patent_app_number] => 16/926695
[patent_app_country] => US
[patent_app_date] => 2020-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 36
[patent_no_of_words] => 15793
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16926695
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/926695 | Silicon carbide device with compensation layer and method of manufacturing | Jul 10, 2020 | Issued |
Array
(
[id] => 16509247
[patent_doc_number] => 20200388503
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-10
[patent_title] => PROCESSING STACKED SUBSTRATES
[patent_app_type] => utility
[patent_app_number] => 16/921110
[patent_app_country] => US
[patent_app_date] => 2020-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4385
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16921110
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/921110 | Processing stacked substrates | Jul 5, 2020 | Issued |
Array
(
[id] => 18073726
[patent_doc_number] => 11532566
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-20
[patent_title] => Misregistration target having device-scaled features useful in measuring misregistration of semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 16/964714
[patent_app_country] => US
[patent_app_date] => 2020-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5927
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16964714
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/964714 | Misregistration target having device-scaled features useful in measuring misregistration of semiconductor devices | Jun 24, 2020 | Issued |
Array
(
[id] => 19524164
[patent_doc_number] => 12125905
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-22
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/905071
[patent_app_country] => US
[patent_app_date] => 2020-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 4377
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 346
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16905071
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/905071 | Semiconductor device | Jun 17, 2020 | Issued |
Array
(
[id] => 16286141
[patent_doc_number] => 20200279743
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-03
[patent_title] => Pattern Fidelity Enhancement with Directional Patterning Technology
[patent_app_type] => utility
[patent_app_number] => 16/877755
[patent_app_country] => US
[patent_app_date] => 2020-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8016
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16877755
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/877755 | Pattern fidelity enhancement with directional patterning technology | May 18, 2020 | Issued |
Array
(
[id] => 17115839
[patent_doc_number] => 20210296436
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-23
[patent_title] => Electronic Device Including an Active Region
[patent_app_type] => utility
[patent_app_number] => 16/827425
[patent_app_country] => US
[patent_app_date] => 2020-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13724
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16827425
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/827425 | Electronic Device Including an Active Region | Mar 22, 2020 | Abandoned |
Array
(
[id] => 16301042
[patent_doc_number] => 20200286765
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-10
[patent_title] => METHODS AND SYSTEMS FOR ALIGNMENT TO EMBEDDED PATTERNS IN SEMICONDUCTOR DEVICE PROCESSING
[patent_app_type] => utility
[patent_app_number] => 16/809911
[patent_app_country] => US
[patent_app_date] => 2020-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5078
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16809911
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/809911 | METHODS AND SYSTEMS FOR ALIGNMENT TO EMBEDDED PATTERNS IN SEMICONDUCTOR DEVICE PROCESSING | Mar 4, 2020 | Abandoned |
Array
(
[id] => 16098817
[patent_doc_number] => 20200203395
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-25
[patent_title] => DISPLAY APPARATUS HAVING A STEPPED PART
[patent_app_type] => utility
[patent_app_number] => 16/807352
[patent_app_country] => US
[patent_app_date] => 2020-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12751
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16807352
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/807352 | Display apparatus having a stepped part | Mar 2, 2020 | Issued |
Array
(
[id] => 17025485
[patent_doc_number] => 20210249357
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-12
[patent_title] => ALIGNMENT MARK STRUCTURE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/786919
[patent_app_country] => US
[patent_app_date] => 2020-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4066
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16786919
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/786919 | Alignment mark structure and method of fabricating the same | Feb 9, 2020 | Issued |
Array
(
[id] => 17529915
[patent_doc_number] => 11302614
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-12
[patent_title] => Chip on film and display device
[patent_app_type] => utility
[patent_app_number] => 16/638762
[patent_app_country] => US
[patent_app_date] => 2020-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 3360
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16638762
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/638762 | Chip on film and display device | Jan 6, 2020 | Issued |
Array
(
[id] => 17395883
[patent_doc_number] => 11244907
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-08
[patent_title] => Metal surface preparation for increased alignment contrast
[patent_app_type] => utility
[patent_app_number] => 16/732531
[patent_app_country] => US
[patent_app_date] => 2020-01-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 4321
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16732531
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/732531 | Metal surface preparation for increased alignment contrast | Jan 1, 2020 | Issued |
Array
(
[id] => 16850638
[patent_doc_number] => 20210151383
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-20
[patent_title] => SUBSTRATE AND METHOD FOR MONITORING POSITIONS OF BOUNDARIES OF FILM LAYER ON THE SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 16/627841
[patent_app_country] => US
[patent_app_date] => 2019-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5756
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16627841
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/627841 | Substrate and method for monitoring positions of boundaries of film layer on the substrate | Dec 18, 2019 | Issued |
Array
(
[id] => 15807425
[patent_doc_number] => 20200126855
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-23
[patent_title] => Vias for Cobalt-Based Interconnects and Methods of Fabrication Thereof
[patent_app_type] => utility
[patent_app_number] => 16/720853
[patent_app_country] => US
[patent_app_date] => 2019-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9798
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16720853
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/720853 | Vias for cobalt-based interconnects and methods of fabrication thereof | Dec 18, 2019 | Issued |
Array
(
[id] => 16120511
[patent_doc_number] => 20200212278
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-02
[patent_title] => LIGHT EMITTING ELEMENT, LIGHT EMITTING DEVICE, AND METHOD FOR MANUFACTURING LIGHT EMITTING ELEMENT
[patent_app_type] => utility
[patent_app_number] => 16/717305
[patent_app_country] => US
[patent_app_date] => 2019-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11071
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 397
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16717305
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/717305 | Light emitting element, light emitting device, and method for manufacturing light emitting element | Dec 16, 2019 | Issued |
Array
(
[id] => 16080781
[patent_doc_number] => 20200194377
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-18
[patent_title] => SEMICONDUCTOR CHIP SCALE PACKAGE AND METHOD
[patent_app_type] => utility
[patent_app_number] => 16/715593
[patent_app_country] => US
[patent_app_date] => 2019-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3828
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16715593
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/715593 | Semiconductor chip scale package and method | Dec 15, 2019 | Issued |
Array
(
[id] => 17772582
[patent_doc_number] => 11404535
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-02
[patent_title] => Semiconductor device and method for producing a semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/704328
[patent_app_country] => US
[patent_app_date] => 2019-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 32
[patent_no_of_words] => 11464
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16704328
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/704328 | Semiconductor device and method for producing a semiconductor device | Dec 4, 2019 | Issued |
Array
(
[id] => 17359906
[patent_doc_number] => 20220020702
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-20
[patent_title] => Semiconductor Device and in-Vehicle Electronic Control Device Using the Same
[patent_app_type] => utility
[patent_app_number] => 17/293617
[patent_app_country] => US
[patent_app_date] => 2019-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6194
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17293617
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/293617 | Semiconductor device and in-vehicle electronic control device using the same | Nov 26, 2019 | Issued |
Array
(
[id] => 16379447
[patent_doc_number] => 20200328290
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-15
[patent_title] => SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/686378
[patent_app_country] => US
[patent_app_date] => 2019-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8889
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16686378
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/686378 | Semiconductor devices and methods of manufacturing the same | Nov 17, 2019 | Issued |
Array
(
[id] => 16782032
[patent_doc_number] => 20210119111
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-22
[patent_title] => SEMICONDUCTOR STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/686272
[patent_app_country] => US
[patent_app_date] => 2019-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2906
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 22
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16686272
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/686272 | Semiconductor structure | Nov 17, 2019 | Issued |