Bryan J. Jaketic

Array ( [id] => 3660080 [patent_doc_number] => 05630102 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-13 [patent_title] => 'In-circuit-emulation event management system' [patent_app_type] => 1 [patent_app_number] => 8/359057 [patent_app_country] => US [patent_app_date] => 1994-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 7090 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/630/05630102.pdf [firstpage_image] =>[orig_patent_app_number] => 359057 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3677727 [patent_doc_number] => 05668976 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-16 [patent_title] => 'Error correction method and apparatus for disk drive emulator' [patent_app_type] => 1 [patent_app_number] => 8/327681 [patent_app_country] => US [patent_app_date] => 1994-10-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 11639 [patent_no_of_claims] => 55 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/668/05668976.pdf [firstpage_image] =>[orig_patent_app_number] => 327681 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3660861 [patent_doc_number] => 05630152 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-13 [patent_title] => 'Communication protocol between master and slave device with register information sharing' [patent_app_type] => 1 [patent_app_number] => 8/317107 [patent_app_country] => US [patent_app_date] => 1994-10-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 2624 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/630/05630152.pdf [firstpage_image] =>[orig_patent_app_number] => 317107 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3672000 [patent_doc_number] => 05625568 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-29 [patent_title] => 'Method and apparatus for compacting integrated circuits with standard cell architectures' [patent_app_type] => 1 [patent_app_number] => 8/313706 [patent_app_country] => US [patent_app_date] => 1994-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 39 [patent_figures_cnt] => 71 [patent_no_of_words] => 18485 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/625/05625568.pdf [firstpage_image] =>[orig_patent_app_number] => 313706 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3709462 [patent_doc_number] => 05619730 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-08 [patent_title] => 'Pipelining device in a parallel processing apparatus and an instruction supplying method therefor' [patent_app_type] => 1 [patent_app_number] => 8/300235 [patent_app_country] => US [patent_app_date] => 1994-09-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 43 [patent_no_of_words] => 19101 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/619/05619730.pdf [firstpage_image] =>[orig_patent_app_number] => 300235 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3630091 [patent_doc_number] => 05615126 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-03-25 [patent_title] => 'High-speed internal interconnection technique for integrated circuits that reduces the number of signal lines through multiplexing' [patent_app_type] => 1 [patent_app_number] => 8/294973 [patent_app_country] => US [patent_app_date] => 1994-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 6411 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 53 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/615/05615126.pdf [firstpage_image] =>[orig_patent_app_number] => 294973 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3675639 [patent_doc_number] => 05625801 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-29 [patent_title] => 'Method and apparatus for producing standardized software specifications and software products' [patent_app_type] => 1 [patent_app_number] => 8/281566 [patent_app_country] => US [patent_app_date] => 1994-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 15 [patent_no_of_words] => 5628 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/625/05625801.pdf [firstpage_image] =>[orig_patent_app_number] => 281566 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3727118 [patent_doc_number] => 05617328 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-01 [patent_title] => 'Automatic code pattern generator for repetitious patterns in an integrated circuit layout' [patent_app_type] => 1 [patent_app_number] => 8/248068 [patent_app_country] => US [patent_app_date] => 1994-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5199 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/617/05617328.pdf [firstpage_image] =>[orig_patent_app_number] => 248068 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3656642 [patent_doc_number] => 05629860 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-13 [patent_title] => 'Method for determining timing delays associated with placement and routing of an integrated circuit' [patent_app_type] => 1 [patent_app_number] => 8/242984 [patent_app_country] => US [patent_app_date] => 1994-05-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 5306 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/629/05629860.pdf [firstpage_image] =>[orig_patent_app_number] => 242984 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3634659 [patent_doc_number] => 05608645 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-03-04 [patent_title] => 'Method of finding a critical path in a circuit by considering the clock skew' [patent_app_type] => 1 [patent_app_number] => 8/214482 [patent_app_country] => US [patent_app_date] => 1994-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 11 [patent_no_of_words] => 5779 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/608/05608645.pdf [firstpage_image] =>[orig_patent_app_number] => 214482 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3803695 [patent_doc_number] => 05726886 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-10 [patent_title] => 'Moving object controller containing a differential of acceleration measurer' [patent_app_type] => 1 [patent_app_number] => 8/018507 [patent_app_country] => US [patent_app_date] => 1993-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 60 [patent_no_of_words] => 13716 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/726/05726886.pdf [firstpage_image] =>[orig_patent_app_number] => 018507 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3919614 [patent_doc_number] => 05752059 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-12 [patent_title] => 'Apparatus and method for representing electronic mail' [patent_app_type] => 1 [patent_app_number] => 7/997075 [patent_app_country] => US [patent_app_date] => 1992-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 17 [patent_no_of_words] => 5249 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/752/05752059.pdf [firstpage_image] =>[orig_patent_app_number] => 997075 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3985840 [patent_doc_number] => 05919242 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-06 [patent_title] => 'Method and apparatus for prescription application of products to an agricultural field' [patent_app_type] => 1 [patent_app_number] => 7/882811 [patent_app_country] => US [patent_app_date] => 1992-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 17 [patent_no_of_words] => 10668 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 268 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/919/05919242.pdf [firstpage_image] =>[orig_patent_app_number] => 882811 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3121320 [patent_doc_number] => 05418972 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-23 [patent_title] => 'Protocol data generator-analyzer' [patent_app_type] => 1 [patent_app_number] => 7/883281 [patent_app_country] => US [patent_app_date] => 1992-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 2606 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 325 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/418/05418972.pdf [firstpage_image] =>[orig_patent_app_number] => 883281 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3585826 [patent_doc_number] => 05539911 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-23 [patent_title] => 'High-performance, superscalar-based computer system with out-of-order instruction execution' [patent_app_type] => 1 [patent_app_number] => 7/817810 [patent_app_country] => US [patent_app_date] => 1992-01-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 21 [patent_no_of_words] => 31669 [patent_no_of_claims] => 56 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 24 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/539/05539911.pdf [firstpage_image] =>[orig_patent_app_number] => 817810 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3009496 [patent_doc_number] => 05363489 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-08 [patent_title] => 'Auxiliary circuit for complementing the signaling of incompatible protocol systems' [patent_app_type] => 1 [patent_app_number] => 7/814950 [patent_app_country] => US [patent_app_date] => 1991-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 6014 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/363/05363489.pdf [firstpage_image] =>[orig_patent_app_number] => 814950 [rel_patent_id] =>[rel_patent_doc_number] =>)