
Bryon P Gehman
Examiner (ID: 6873, Phone: (571)272-4555 , Office: P/3728 )
| Most Active Art Unit | 3736 |
| Art Unit(s) | 2401, 1615, 3629, 2899, 3501, 2404, 3728, 3203, 3208, 3736 |
| Total Applications | 4811 |
| Issued Applications | 3504 |
| Pending Applications | 257 |
| Abandoned Applications | 1095 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14840663
[patent_doc_number] => 20190278732
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-12
[patent_title] => STORAGE SYSTEM AND CONTROL METHOD THEREFOR
[patent_app_type] => utility
[patent_app_number] => 16/294671
[patent_app_country] => US
[patent_app_date] => 2019-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12863
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16294671
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/294671 | STORAGE SYSTEM AND CONTROL METHOD THEREFOR | Mar 5, 2019 | Abandoned |
Array
(
[id] => 15578351
[patent_doc_number] => 10579558
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-03-03
[patent_title] => Flexible redundant input/output (I/O) schemes for I/O channels
[patent_app_type] => utility
[patent_app_number] => 16/293944
[patent_app_country] => US
[patent_app_date] => 2019-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 14916
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16293944
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/293944 | Flexible redundant input/output (I/O) schemes for I/O channels | Mar 5, 2019 | Issued |
Array
(
[id] => 15670653
[patent_doc_number] => 10599557
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-24
[patent_title] => Orthogonal experimentation in a computing environment
[patent_app_type] => utility
[patent_app_number] => 16/292804
[patent_app_country] => US
[patent_app_date] => 2019-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 7811
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16292804
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/292804 | Orthogonal experimentation in a computing environment | Mar 4, 2019 | Issued |
Array
(
[id] => 14811013
[patent_doc_number] => 20190272116
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-05
[patent_title] => BATCH AUTOMATIC TEST METHOD FOR SOLID STATE DISKS AND BATCH AUTOMATIC TEST DEVICE FOR SOLID STATE DISKS
[patent_app_type] => utility
[patent_app_number] => 16/288611
[patent_app_country] => US
[patent_app_date] => 2019-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2965
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16288611
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/288611 | Batch automatic test method for solid state disks and batch automatic test device for solid state disks | Feb 27, 2019 | Issued |
Array
(
[id] => 16200530
[patent_doc_number] => 10725691
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-07-28
[patent_title] => Dynamic recycling algorithm to handle overlapping writes during synchronous replication of application workloads with large number of files
[patent_app_type] => utility
[patent_app_number] => 16/288437
[patent_app_country] => US
[patent_app_date] => 2019-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 11235
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16288437
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/288437 | Dynamic recycling algorithm to handle overlapping writes during synchronous replication of application workloads with large number of files | Feb 27, 2019 | Issued |
Array
(
[id] => 16278738
[patent_doc_number] => 10761768
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-09-01
[patent_title] => Method to address misaligned holes and writes to end of files while performing quick reconcile operation during synchronous filesystem replication
[patent_app_type] => utility
[patent_app_number] => 16/288506
[patent_app_country] => US
[patent_app_date] => 2019-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 11351
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16288506
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/288506 | Method to address misaligned holes and writes to end of files while performing quick reconcile operation during synchronous filesystem replication | Feb 27, 2019 | Issued |
Array
(
[id] => 15731195
[patent_doc_number] => 10614026
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-07
[patent_title] => Switch with data and control path systolic array
[patent_app_type] => utility
[patent_app_number] => 16/288924
[patent_app_country] => US
[patent_app_date] => 2019-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 2325
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16288924
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/288924 | Switch with data and control path systolic array | Feb 27, 2019 | Issued |
Array
(
[id] => 16370995
[patent_doc_number] => 10802750
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-13
[patent_title] => Universal flash storage memory module, controller and electronic device with advanced turbo write buffer and method for operating the memory module
[patent_app_type] => utility
[patent_app_number] => 16/288361
[patent_app_country] => US
[patent_app_date] => 2019-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 5779
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16288361
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/288361 | Universal flash storage memory module, controller and electronic device with advanced turbo write buffer and method for operating the memory module | Feb 27, 2019 | Issued |
Array
(
[id] => 16032623
[patent_doc_number] => 10678732
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-06-09
[patent_title] => Expanded host domains in PCIe fabrics
[patent_app_type] => utility
[patent_app_number] => 16/286725
[patent_app_country] => US
[patent_app_date] => 2019-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 13222
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16286725
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/286725 | Expanded host domains in PCIe fabrics | Feb 26, 2019 | Issued |
Array
(
[id] => 16224744
[patent_doc_number] => 20200249861
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-06
[patent_title] => DATA MIGRATION USING WRITE PROTECTION
[patent_app_type] => utility
[patent_app_number] => 16/263400
[patent_app_country] => US
[patent_app_date] => 2019-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7304
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16263400
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/263400 | Data migration using write protection | Jan 30, 2019 | Issued |
Array
(
[id] => 16224926
[patent_doc_number] => 20200250043
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-06
[patent_title] => SYSTEMS AND METHODS OF MANAGING AND CREATING SNAPSHOTS IN A CACHE-BASED STORAGE SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/263391
[patent_app_country] => US
[patent_app_date] => 2019-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7959
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16263391
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/263391 | Systems and methods of managing and creating snapshots in a cache-based storage system | Jan 30, 2019 | Issued |
Array
(
[id] => 16224740
[patent_doc_number] => 20200249857
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-06
[patent_title] => Extent Lock Resolution In Active/Active Replication
[patent_app_type] => utility
[patent_app_number] => 16/263414
[patent_app_country] => US
[patent_app_date] => 2019-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6902
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 231
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16263414
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/263414 | Extent lock resolution in active/active replication | Jan 30, 2019 | Issued |
Array
(
[id] => 15903177
[patent_doc_number] => 20200151108
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-14
[patent_title] => MAPPING TABLE UPDATING METHOD, MEMORY CONTROLLING CIRCUIT UNIT AND MEMORY STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/238529
[patent_app_country] => US
[patent_app_date] => 2019-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12285
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 218
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16238529
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/238529 | Mapping table updating method, memory controlling circuit unit and memory storage device | Jan 2, 2019 | Issued |
Array
(
[id] => 14934789
[patent_doc_number] => 20190303032
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-03
[patent_title] => MEMORY SYSTEM, OPERATING METHOD THEREOF AND COMPUTING SYSTEM INCLDUING THE MEMORY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/238726
[patent_app_country] => US
[patent_app_date] => 2019-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7847
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16238726
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/238726 | Memory system, operating method thereof and computing system for classifying data according to read and write counts and storing the classified data in a plurality of types of memory devices | Jan 2, 2019 | Issued |
Array
(
[id] => 14811135
[patent_doc_number] => 20190272177
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-05
[patent_title] => DATA PROCESSING METHOD AND SYSTEM FOR INTERCEPTING SIGNALS BETWEEN A PERIPHERAL DEVICE AND A SOFTWARE APPLICATION
[patent_app_type] => utility
[patent_app_number] => 16/237928
[patent_app_country] => US
[patent_app_date] => 2019-01-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4948
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16237928
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/237928 | Data processing method and system for intercepting signals between a peripheral device and a software application | Jan 1, 2019 | Issued |
Array
(
[id] => 14719961
[patent_doc_number] => 20190251044
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-15
[patent_title] => MEMORY SYSTEM DESIGN USING BUFFER(S) ON A MOTHER BOARD
[patent_app_type] => utility
[patent_app_number] => 16/236892
[patent_app_country] => US
[patent_app_date] => 2018-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10596
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16236892
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/236892 | Memory system design using buffer(S) on a mother board | Dec 30, 2018 | Issued |
Array
(
[id] => 16116671
[patent_doc_number] => 20200210358
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-02
[patent_title] => APPARATUSES, METHODS, AND SYSTEMS FOR IN-NETWORK STORAGE IN A CONFIGURABLE SPATIAL ACCELERATOR
[patent_app_type] => utility
[patent_app_number] => 16/236423
[patent_app_country] => US
[patent_app_date] => 2018-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 92937
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 270
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16236423
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/236423 | Apparatuses, methods, and systems for in-network storage in a configurable spatial accelerator | Dec 28, 2018 | Issued |
Array
(
[id] => 15638907
[patent_doc_number] => 10592447
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-03-17
[patent_title] => Accelerated data handling in cloud data storage system
[patent_app_type] => utility
[patent_app_number] => 16/236063
[patent_app_country] => US
[patent_app_date] => 2018-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 9790
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16236063
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/236063 | Accelerated data handling in cloud data storage system | Dec 27, 2018 | Issued |
Array
(
[id] => 16046181
[patent_doc_number] => 10684963
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-16
[patent_title] => Fixed ethernet frame descriptor
[patent_app_type] => utility
[patent_app_number] => 16/236057
[patent_app_country] => US
[patent_app_date] => 2018-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6036
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16236057
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/236057 | Fixed ethernet frame descriptor | Dec 27, 2018 | Issued |
Array
(
[id] => 14217039
[patent_doc_number] => 20190120904
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-25
[patent_title] => FALLING CLOCK EDGE JTAG BUS ROUTERS
[patent_app_type] => utility
[patent_app_number] => 16/228067
[patent_app_country] => US
[patent_app_date] => 2018-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13515
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16228067
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/228067 | Router gating TDI, TMS inputs to two TDI, TMS outputs | Dec 19, 2018 | Issued |