Application number | Title of the application | Filing Date | Status |
---|
08/662275 | METHOD FOR IMPROVED PRE-METAL PLANARIZATION | Jun 11, 1996 | Abandoned |
Array
(
[id] => 3651790
[patent_doc_number] => 05637912
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-06-10
[patent_title] => 'Three-dimensional monolithic electronic module having stacked planar arrays of integrated circuit chips'
[patent_app_type] => 1
[patent_app_number] => 8/653752
[patent_app_country] => US
[patent_app_date] => 1996-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 3212
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/637/05637912.pdf
[firstpage_image] =>[orig_patent_app_number] => 653752
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/653752 | Three-dimensional monolithic electronic module having stacked planar arrays of integrated circuit chips | May 30, 1996 | Issued |
Array
(
[id] => 3698554
[patent_doc_number] => 05650651
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-07-22
[patent_title] => 'Plasma damage reduction device for sub-half micron technology'
[patent_app_type] => 1
[patent_app_number] => 8/632531
[patent_app_country] => US
[patent_app_date] => 1996-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 2212
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/650/05650651.pdf
[firstpage_image] =>[orig_patent_app_number] => 632531
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/632531 | Plasma damage reduction device for sub-half micron technology | Apr 11, 1996 | Issued |
08/629786 | CONTACT AND VIA FABRICATION TECHNOLOGIES | Apr 8, 1996 | Abandoned |
08/615370 | FORMATION OF SILICIDED JUNCTIONS IN DEEP SUBMICRON MOSFETS BY DEFECT ENHANCED COS12 FORMATION | Mar 13, 1996 | Abandoned |
08/612716 | SEMICONDUCTOR DEVICE | Mar 7, 1996 | Abandoned |
08/598281 | MULTI-LAYER WIRING STRUCTURE HAVING VARYING-SIZED CUTOUTS | Feb 7, 1996 | Abandoned |
Array
(
[id] => 3614464
[patent_doc_number] => 05589842
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-12-31
[patent_title] => 'Compact microstrip antenna with magnetic substrate'
[patent_app_type] => 1
[patent_app_number] => 8/594330
[patent_app_country] => US
[patent_app_date] => 1996-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 29
[patent_no_of_words] => 9186
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/589/05589842.pdf
[firstpage_image] =>[orig_patent_app_number] => 594330
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/594330 | Compact microstrip antenna with magnetic substrate | Jan 29, 1996 | Issued |
Array
(
[id] => 3692531
[patent_doc_number] => 05691572
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-11-25
[patent_title] => 'Interconnect structures for integrated circuits'
[patent_app_type] => 1
[patent_app_number] => 8/590806
[patent_app_country] => US
[patent_app_date] => 1996-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 24
[patent_no_of_words] => 6979
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/691/05691572.pdf
[firstpage_image] =>[orig_patent_app_number] => 590806
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/590806 | Interconnect structures for integrated circuits | Jan 23, 1996 | Issued |
Array
(
[id] => 3788880
[patent_doc_number] => 05821620
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-10-13
[patent_title] => 'Electromigration resistant metallization structures for microcircuit interconnections with RF-reactively sputtered titanium tungsten and gold'
[patent_app_type] => 1
[patent_app_number] => 8/590607
[patent_app_country] => US
[patent_app_date] => 1996-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 7648
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/821/05821620.pdf
[firstpage_image] =>[orig_patent_app_number] => 590607
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/590607 | Electromigration resistant metallization structures for microcircuit interconnections with RF-reactively sputtered titanium tungsten and gold | Jan 23, 1996 | Issued |
Array
(
[id] => 3892653
[patent_doc_number] => 05777377
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-07-07
[patent_title] => 'Bus bar having reduced parasitic inductances and equal current path lengths'
[patent_app_type] => 1
[patent_app_number] => 8/577317
[patent_app_country] => US
[patent_app_date] => 1995-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 5109
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/777/05777377.pdf
[firstpage_image] =>[orig_patent_app_number] => 577317
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/577317 | Bus bar having reduced parasitic inductances and equal current path lengths | Dec 21, 1995 | Issued |
Array
(
[id] => 3784424
[patent_doc_number] => 05757334
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-05-26
[patent_title] => 'Graphite composite structures exhibiting electrical conductivity'
[patent_app_type] => 1
[patent_app_number] => 8/572931
[patent_app_country] => US
[patent_app_date] => 1995-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 3055
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/757/05757334.pdf
[firstpage_image] =>[orig_patent_app_number] => 572931
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/572931 | Graphite composite structures exhibiting electrical conductivity | Dec 14, 1995 | Issued |
Array
(
[id] => 3836692
[patent_doc_number] => 05712505
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-01-27
[patent_title] => 'Bipolar transistor having ring shape base and emitter regions'
[patent_app_type] => 1
[patent_app_number] => 8/569942
[patent_app_country] => US
[patent_app_date] => 1995-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 21
[patent_no_of_words] => 8662
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/712/05712505.pdf
[firstpage_image] =>[orig_patent_app_number] => 569942
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/569942 | Bipolar transistor having ring shape base and emitter regions | Dec 7, 1995 | Issued |
Array
(
[id] => 3710498
[patent_doc_number] => 05654563
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-08-05
[patent_title] => 'Microelectronic integrated circuit including triangular semiconductor \"or\" g'
[patent_app_type] => 1
[patent_app_number] => 8/567894
[patent_app_country] => US
[patent_app_date] => 1995-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 5037
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/654/05654563.pdf
[firstpage_image] =>[orig_patent_app_number] => 567894
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/567894 | Microelectronic integrated circuit including triangular semiconductor "or" g | Dec 5, 1995 | Issued |
08/565056 | RECESSED OR RAISED CHARACTERS ON A CERAMIC LID | Nov 29, 1995 | Abandoned |
Array
(
[id] => 3653244
[patent_doc_number] => 05640038
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-06-17
[patent_title] => 'Integrated circuit structure with self-planarized layers'
[patent_app_type] => 1
[patent_app_number] => 8/561768
[patent_app_country] => US
[patent_app_date] => 1995-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 3822
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/640/05640038.pdf
[firstpage_image] =>[orig_patent_app_number] => 561768
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/561768 | Integrated circuit structure with self-planarized layers | Nov 21, 1995 | Issued |
Array
(
[id] => 3633372
[patent_doc_number] => 05686760
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-11-11
[patent_title] => 'Eutectic Cu-alloy wiring structure in a semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 8/558524
[patent_app_country] => US
[patent_app_date] => 1995-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 4622
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/686/05686760.pdf
[firstpage_image] =>[orig_patent_app_number] => 558524
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/558524 | Eutectic Cu-alloy wiring structure in a semiconductor device | Nov 15, 1995 | Issued |
Array
(
[id] => 3702296
[patent_doc_number] => 05677565
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-10-14
[patent_title] => 'Monocrystalline compound semiconductor wafer including non-monocrystalline peripheral region'
[patent_app_type] => 1
[patent_app_number] => 8/558790
[patent_app_country] => US
[patent_app_date] => 1995-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 18
[patent_no_of_words] => 6144
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/677/05677565.pdf
[firstpage_image] =>[orig_patent_app_number] => 558790
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/558790 | Monocrystalline compound semiconductor wafer including non-monocrystalline peripheral region | Nov 14, 1995 | Issued |
Array
(
[id] => 3776281
[patent_doc_number] => 05773888
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-06-30
[patent_title] => 'Semiconductor device having a bump electrode connected to an inner lead'
[patent_app_type] => 1
[patent_app_number] => 8/555392
[patent_app_country] => US
[patent_app_date] => 1995-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 4818
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/773/05773888.pdf
[firstpage_image] =>[orig_patent_app_number] => 555392
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/555392 | Semiconductor device having a bump electrode connected to an inner lead | Nov 8, 1995 | Issued |
Array
(
[id] => 3585919
[patent_doc_number] => 05581093
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-12-03
[patent_title] => 'Contact structure of an interconnection layer for a semiconductor device and a multilayer interconnection SRAM'
[patent_app_type] => 1
[patent_app_number] => 8/554508
[patent_app_country] => US
[patent_app_date] => 1995-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 30
[patent_no_of_words] => 7789
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/581/05581093.pdf
[firstpage_image] =>[orig_patent_app_number] => 554508
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/554508 | Contact structure of an interconnection layer for a semiconductor device and a multilayer interconnection SRAM | Nov 6, 1995 | Issued |