| Application number | Title of the application | Filing Date | Status |
|---|
| 07/296697 | METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES | Jan 12, 1989 | Abandoned |
Array
(
[id] => 2486439
[patent_doc_number] => 04868137
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-09-19
[patent_title] => 'Method of making insulated-gate field effect transistor'
[patent_app_type] => 1
[patent_app_number] => 7/291571
[patent_app_country] => US
[patent_app_date] => 1988-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 19
[patent_no_of_words] => 1577
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/868/04868137.pdf
[firstpage_image] =>[orig_patent_app_number] => 291571
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/291571 | Method of making insulated-gate field effect transistor | Dec 28, 1988 | Issued |
Array
(
[id] => 2616365
[patent_doc_number] => 04943540
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-07-24
[patent_title] => 'Method for selectively wet etching aluminum gallium arsenide'
[patent_app_type] => 1
[patent_app_number] => 7/290774
[patent_app_country] => US
[patent_app_date] => 1988-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 2908
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/943/04943540.pdf
[firstpage_image] =>[orig_patent_app_number] => 290774
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/290774 | Method for selectively wet etching aluminum gallium arsenide | Dec 27, 1988 | Issued |
Array
(
[id] => 2634859
[patent_doc_number] => 04892843
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-01-09
[patent_title] => 'Method of manufacturing a semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 7/290921
[patent_app_country] => US
[patent_app_date] => 1988-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 1156
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/892/04892843.pdf
[firstpage_image] =>[orig_patent_app_number] => 290921
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/290921 | Method of manufacturing a semiconductor device | Dec 27, 1988 | Issued |
| 07/290951 | METHOD OF FORMING SHALLOW JUNCTION AND SEMICONDUCTOR DEVICE HAVING SAID SHALLOW JUNCTION | Dec 27, 1988 | Abandoned |
Array
(
[id] => 2521089
[patent_doc_number] => 04885259
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-12-05
[patent_title] => 'Method of manufacturing a semiconductor device, in which metal silicide is provided in a self-registered manner'
[patent_app_type] => 1
[patent_app_number] => 7/290923
[patent_app_country] => US
[patent_app_date] => 1988-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 2682
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 284
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/885/04885259.pdf
[firstpage_image] =>[orig_patent_app_number] => 290923
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/290923 | Method of manufacturing a semiconductor device, in which metal silicide is provided in a self-registered manner | Dec 27, 1988 | Issued |
Array
(
[id] => 2590998
[patent_doc_number] => 04918031
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-04-17
[patent_title] => 'Processes depending on plasma generation using a helical resonator'
[patent_app_type] => 1
[patent_app_number] => 7/290740
[patent_app_country] => US
[patent_app_date] => 1988-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 4644
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/918/04918031.pdf
[firstpage_image] =>[orig_patent_app_number] => 290740
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/290740 | Processes depending on plasma generation using a helical resonator | Dec 27, 1988 | Issued |
Array
(
[id] => 2562020
[patent_doc_number] => 04849375
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-07-18
[patent_title] => 'Gaseous cleaning method for silicon devices'
[patent_app_type] => 1
[patent_app_number] => 7/289062
[patent_app_country] => US
[patent_app_date] => 1988-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 2012
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/849/04849375.pdf
[firstpage_image] =>[orig_patent_app_number] => 289062
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/289062 | Gaseous cleaning method for silicon devices | Dec 22, 1988 | Issued |
Array
(
[id] => 2596006
[patent_doc_number] => 04921814
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-05-01
[patent_title] => 'Method of producing an MMIC'
[patent_app_type] => 1
[patent_app_number] => 7/289210
[patent_app_country] => US
[patent_app_date] => 1988-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 13
[patent_no_of_words] => 3628
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 237
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/921/04921814.pdf
[firstpage_image] =>[orig_patent_app_number] => 289210
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/289210 | Method of producing an MMIC | Dec 21, 1988 | Issued |
| 07/286549 | INTEGRATED CIRCUIT COPPER METALLIZATION PROCESS USING A LIFT-OFF SEED LAYER AND A THICK-PLATED CONDUCTOR LAYER | Dec 18, 1988 | Abandoned |
Array
(
[id] => 2634876
[patent_doc_number] => 04892844
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-01-09
[patent_title] => 'Making a low resistance three layered contact for silicon devices'
[patent_app_type] => 1
[patent_app_number] => 7/285188
[patent_app_country] => US
[patent_app_date] => 1988-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 2466
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/892/04892844.pdf
[firstpage_image] =>[orig_patent_app_number] => 285188
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/285188 | Making a low resistance three layered contact for silicon devices | Dec 15, 1988 | Issued |
| 07/284275 | METHOD OF FORMING A LAYER OF DOPED POLYCRYSTALLINE SEMICONDUCTOR ALLOY MATERIAL | Dec 13, 1988 | Abandoned |
Array
(
[id] => 2628472
[patent_doc_number] => 04916091
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-04-10
[patent_title] => 'Plasma and plasma UV deposition of SiO.sub.2'
[patent_app_type] => 1
[patent_app_number] => 7/284835
[patent_app_country] => US
[patent_app_date] => 1988-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 10377
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/916/04916091.pdf
[firstpage_image] =>[orig_patent_app_number] => 284835
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/284835 | Plasma and plasma UV deposition of SiO.sub.2 | Dec 12, 1988 | Issued |
Array
(
[id] => 2661602
[patent_doc_number] => 04946803
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-08-07
[patent_title] => 'Method for manufacturing a Schottky-type rectifier having controllable barrier height'
[patent_app_type] => 1
[patent_app_number] => 7/282232
[patent_app_country] => US
[patent_app_date] => 1988-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 10
[patent_no_of_words] => 6005
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 234
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/946/04946803.pdf
[firstpage_image] =>[orig_patent_app_number] => 282232
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/282232 | Method for manufacturing a Schottky-type rectifier having controllable barrier height | Dec 7, 1988 | Issued |
Array
(
[id] => 2626295
[patent_doc_number] => 04906591
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-03-06
[patent_title] => 'Method of manufacturing a semiconductor device having an electric contact portion'
[patent_app_type] => 1
[patent_app_number] => 7/283804
[patent_app_country] => US
[patent_app_date] => 1988-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 4248
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 272
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/906/04906591.pdf
[firstpage_image] =>[orig_patent_app_number] => 283804
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/283804 | Method of manufacturing a semiconductor device having an electric contact portion | Dec 5, 1988 | Issued |
Array
(
[id] => 2511380
[patent_doc_number] => 04851371
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-07-25
[patent_title] => 'Fabricating process for large array semiconductive devices'
[patent_app_type] => 1
[patent_app_number] => 7/280104
[patent_app_country] => US
[patent_app_date] => 1988-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 5944
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/851/04851371.pdf
[firstpage_image] =>[orig_patent_app_number] => 280104
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/280104 | Fabricating process for large array semiconductive devices | Dec 4, 1988 | Issued |
Array
(
[id] => 2632064
[patent_doc_number] => 04957874
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-09-18
[patent_title] => 'Self-aligned Bi-CMOS device having high operation speed and high integration density'
[patent_app_type] => 1
[patent_app_number] => 7/276781
[patent_app_country] => US
[patent_app_date] => 1988-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 23
[patent_no_of_words] => 6154
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 627
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/957/04957874.pdf
[firstpage_image] =>[orig_patent_app_number] => 276781
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/276781 | Self-aligned Bi-CMOS device having high operation speed and high integration density | Nov 27, 1988 | Issued |
| 07/272665 | METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE, IN WHICH PHOTORESIST ON A SILICON OXIDE LAYER ON A SEMICONDUCTOR SUBSTRATE IS STRIPPED | Nov 16, 1988 | Abandoned |
Array
(
[id] => 2509078
[patent_doc_number] => 04854936
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-08-08
[patent_title] => 'Semiconductive ceramic composition and semiconductive ceramic capacitor'
[patent_app_type] => 1
[patent_app_number] => 7/272139
[patent_app_country] => US
[patent_app_date] => 1988-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11114
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/854/04854936.pdf
[firstpage_image] =>[orig_patent_app_number] => 272139
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/272139 | Semiconductive ceramic composition and semiconductive ceramic capacitor | Nov 14, 1988 | Issued |
Array
(
[id] => 2635626
[patent_doc_number] => 04898840
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-02-06
[patent_title] => 'Semiconductor integrated circuit device and a method of producing the same'
[patent_app_type] => 1
[patent_app_number] => 7/269702
[patent_app_country] => US
[patent_app_date] => 1988-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 5005
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/898/04898840.pdf
[firstpage_image] =>[orig_patent_app_number] => 269702
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/269702 | Semiconductor integrated circuit device and a method of producing the same | Nov 9, 1988 | Issued |