
Caleb E. Henry
Examiner (ID: 4374, Phone: (571)270-5370 , Office: P/2894 )
| Most Active Art Unit | 2894 |
| Art Unit(s) | 2818, 2894 |
| Total Applications | 1559 |
| Issued Applications | 1303 |
| Pending Applications | 119 |
| Abandoned Applications | 178 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11967271
[patent_doc_number] => 20170271423
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-21
[patent_title] => 'DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/459257
[patent_app_country] => US
[patent_app_date] => 2017-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 11382
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15459257
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/459257 | Display device having multiple protective films | Mar 14, 2017 | Issued |
Array
(
[id] => 11710797
[patent_doc_number] => 20170179296
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-22
[patent_title] => 'MANUFACTURE METHOD OF DUAL GATE OXIDE SEMICONDUCTOR TFT SUBSTRATE AND STRUCTURE THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/455082
[patent_app_country] => US
[patent_app_date] => 2017-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6640
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15455082
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/455082 | Manufacture method of dual gate oxide semiconductor TFT substrate and structure thereof | Mar 8, 2017 | Issued |
Array
(
[id] => 12416700
[patent_doc_number] => 09972513
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-05-15
[patent_title] => Device and method for treating a substrate with hydrofluoric and nitric acid
[patent_app_type] => utility
[patent_app_number] => 15/450542
[patent_app_country] => US
[patent_app_date] => 2017-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3832
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15450542
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/450542 | Device and method for treating a substrate with hydrofluoric and nitric acid | Mar 5, 2017 | Issued |
Array
(
[id] => 11952303
[patent_doc_number] => 20170256454
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-07
[patent_title] => 'WAFER PROCESSING METHOD'
[patent_app_type] => utility
[patent_app_number] => 15/450828
[patent_app_country] => US
[patent_app_date] => 2017-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5287
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15450828
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/450828 | Wafer processing method | Mar 5, 2017 | Issued |
Array
(
[id] => 11952299
[patent_doc_number] => 20170256450
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-07
[patent_title] => 'RECESS FILLING METHOD AND PROCESSING APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 15/450595
[patent_app_country] => US
[patent_app_date] => 2017-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5823
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15450595
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/450595 | Recess filling method and processing apparatus | Mar 5, 2017 | Issued |
Array
(
[id] => 11974553
[patent_doc_number] => 20170278707
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-28
[patent_title] => 'RADIAL AND THICKNESS CONTROL VIA BIASED MULTI-PORT INJECTION SETTINGS'
[patent_app_type] => utility
[patent_app_number] => 15/450199
[patent_app_country] => US
[patent_app_date] => 2017-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3371
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15450199
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/450199 | Radial and thickness control via biased multi-port injection settings | Mar 5, 2017 | Issued |
Array
(
[id] => 12416631
[patent_doc_number] => 09972490
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-05-15
[patent_title] => Plasma stabilization method and deposition method using the same
[patent_app_type] => utility
[patent_app_number] => 15/451273
[patent_app_country] => US
[patent_app_date] => 2017-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 7151
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15451273
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/451273 | Plasma stabilization method and deposition method using the same | Mar 5, 2017 | Issued |
Array
(
[id] => 12250211
[patent_doc_number] => 09922995
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-03-20
[patent_title] => 'Structure of dual gate oxide semiconductor TFT substrate including TFT having top and bottom gates'
[patent_app_type] => utility
[patent_app_number] => 15/390734
[patent_app_country] => US
[patent_app_date] => 2016-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 5008
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 421
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15390734
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/390734 | Structure of dual gate oxide semiconductor TFT substrate including TFT having top and bottom gates | Dec 26, 2016 | Issued |
Array
(
[id] => 14603735
[patent_doc_number] => 10355065
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-07-16
[patent_title] => Double-sided display and method of packaging the same
[patent_app_type] => utility
[patent_app_number] => 15/322747
[patent_app_country] => US
[patent_app_date] => 2016-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 5152
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 239
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15322747
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/322747 | Double-sided display and method of packaging the same | Dec 22, 2016 | Issued |
Array
(
[id] => 11557842
[patent_doc_number] => 20170104088
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-13
[patent_title] => 'METHOD AND APPARATUS FOR SOURCE-DRAIN JUNCTION FORMATION IN A FINFET WITH IN-SITU DOPING'
[patent_app_type] => utility
[patent_app_number] => 15/385811
[patent_app_country] => US
[patent_app_date] => 2016-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 9960
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15385811
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/385811 | METHOD AND APPARATUS FOR SOURCE-DRAIN JUNCTION FORMATION IN A FINFET WITH IN-SITU DOPING | Dec 19, 2016 | Abandoned |
Array
(
[id] => 12553980
[patent_doc_number] => 10014217
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-03
[patent_title] => Method of singulating semiconductor wafer having a plurality of die and a back layer disposed along a major surface
[patent_app_type] => utility
[patent_app_number] => 15/384646
[patent_app_country] => US
[patent_app_date] => 2016-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 18
[patent_no_of_words] => 7639
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15384646
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/384646 | Method of singulating semiconductor wafer having a plurality of die and a back layer disposed along a major surface | Dec 19, 2016 | Issued |
Array
(
[id] => 13741177
[patent_doc_number] => 20180375058
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-27
[patent_title] => ORGANIC EL LIGHT EMITTING APPARATUS AND ELECTRONIC INSTRUMENT
[patent_app_type] => utility
[patent_app_number] => 16/060051
[patent_app_country] => US
[patent_app_date] => 2016-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 24131
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -31
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16060051
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/060051 | Organic EL light emitting apparatus and electronic instrument | Dec 7, 2016 | Issued |
Array
(
[id] => 11532522
[patent_doc_number] => 20170092499
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-30
[patent_title] => 'ELECTROLESS PLATING SOLUTION WITH AT LEAST TWO BORANE CONTAINING REDUCING AGENTS'
[patent_app_type] => utility
[patent_app_number] => 15/372785
[patent_app_country] => US
[patent_app_date] => 2016-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2077
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15372785
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/372785 | Method of electroless plating using a solution with at least two borane containing reducing agents | Dec 7, 2016 | Issued |
Array
(
[id] => 11517381
[patent_doc_number] => 20170084455
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-23
[patent_title] => 'METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE, SUBSTRATE PROCESSING APPARATUS, AND RECORDING MEDIUM'
[patent_app_type] => utility
[patent_app_number] => 15/368337
[patent_app_country] => US
[patent_app_date] => 2016-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 48
[patent_figures_cnt] => 48
[patent_no_of_words] => 23813
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15368337
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/368337 | Method of manufacturing semiconductor device, substrate processing apparatus, and recording medium | Dec 1, 2016 | Issued |
Array
(
[id] => 11517381
[patent_doc_number] => 20170084455
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-23
[patent_title] => 'METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE, SUBSTRATE PROCESSING APPARATUS, AND RECORDING MEDIUM'
[patent_app_type] => utility
[patent_app_number] => 15/368337
[patent_app_country] => US
[patent_app_date] => 2016-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 48
[patent_figures_cnt] => 48
[patent_no_of_words] => 23813
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15368337
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/368337 | Method of manufacturing semiconductor device, substrate processing apparatus, and recording medium | Dec 1, 2016 | Issued |
Array
(
[id] => 11517381
[patent_doc_number] => 20170084455
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-23
[patent_title] => 'METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE, SUBSTRATE PROCESSING APPARATUS, AND RECORDING MEDIUM'
[patent_app_type] => utility
[patent_app_number] => 15/368337
[patent_app_country] => US
[patent_app_date] => 2016-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 48
[patent_figures_cnt] => 48
[patent_no_of_words] => 23813
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15368337
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/368337 | Method of manufacturing semiconductor device, substrate processing apparatus, and recording medium | Dec 1, 2016 | Issued |
Array
(
[id] => 11517381
[patent_doc_number] => 20170084455
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-23
[patent_title] => 'METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE, SUBSTRATE PROCESSING APPARATUS, AND RECORDING MEDIUM'
[patent_app_type] => utility
[patent_app_number] => 15/368337
[patent_app_country] => US
[patent_app_date] => 2016-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 48
[patent_figures_cnt] => 48
[patent_no_of_words] => 23813
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15368337
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/368337 | Method of manufacturing semiconductor device, substrate processing apparatus, and recording medium | Dec 1, 2016 | Issued |
Array
(
[id] => 11517563
[patent_doc_number] => 20170084637
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-23
[patent_title] => 'MANUFACTURE METHOD OF DUAL GATE OXIDE SEMICONDUCTOR TFT SUBSTRATE AND STRUCTURE THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/365956
[patent_app_country] => US
[patent_app_date] => 2016-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4597
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15365956
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/365956 | Structure of dual gate oxide semiconductor TFT substrate | Nov 30, 2016 | Issued |
Array
(
[id] => 12175109
[patent_doc_number] => 09893257
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-02-13
[patent_title] => 'Electrode structure of light emitting device'
[patent_app_type] => utility
[patent_app_number] => 15/357334
[patent_app_country] => US
[patent_app_date] => 2016-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3194
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 27
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15357334
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/357334 | Electrode structure of light emitting device | Nov 20, 2016 | Issued |
Array
(
[id] => 11502964
[patent_doc_number] => 20170077149
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-16
[patent_title] => 'DISPLAY DEVICE AND THE MANUFACTURING METHOD OF THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/341041
[patent_app_country] => US
[patent_app_date] => 2016-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5058
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15341041
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/341041 | DISPLAY DEVICE AND THE MANUFACTURING METHOD OF THE SAME | Nov 1, 2016 | Abandoned |