| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 13819471
[patent_doc_number] => 10186509
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-01-22
[patent_title] => Method and system for a semiconductor device with integrated transient voltage suppression
[patent_app_type] => utility
[patent_app_number] => 15/333868
[patent_app_country] => US
[patent_app_date] => 2016-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 3562
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15333868
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/333868 | Method and system for a semiconductor device with integrated transient voltage suppression | Oct 24, 2016 | Issued |
Array
(
[id] => 14672389
[patent_doc_number] => 10374118
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-06
[patent_title] => Silicon germanium photodetector apparatus and other semiconductor devices including curved-shape silicon germanium structures
[patent_app_type] => utility
[patent_app_number] => 15/332877
[patent_app_country] => US
[patent_app_date] => 2016-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 30
[patent_no_of_words] => 10079
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15332877
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/332877 | Silicon germanium photodetector apparatus and other semiconductor devices including curved-shape silicon germanium structures | Oct 23, 2016 | Issued |
Array
(
[id] => 15424959
[patent_doc_number] => 10545406
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-28
[patent_title] => Cured film formed by curing photosensitive resin composition and method for manufacturing same
[patent_app_type] => utility
[patent_app_number] => 15/744676
[patent_app_country] => US
[patent_app_date] => 2016-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 12597
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15744676
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/744676 | Cured film formed by curing photosensitive resin composition and method for manufacturing same | Sep 19, 2016 | Issued |
Array
(
[id] => 11653101
[patent_doc_number] => 20170149002
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-25
[patent_title] => 'METHOD OF MANUFACTURING ORGANIC THIN FILM TRANSISTOR, ORGANIC THIN FILM TRANSISTOR, AND DEVICE OF TREATING SURFACE OF THIN FILM'
[patent_app_type] => utility
[patent_app_number] => 15/267242
[patent_app_country] => US
[patent_app_date] => 2016-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 5738
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15267242
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/267242 | METHOD OF MANUFACTURING ORGANIC THIN FILM TRANSISTOR, ORGANIC THIN FILM TRANSISTOR, AND DEVICE OF TREATING SURFACE OF THIN FILM | Sep 15, 2016 | Abandoned |
Array
(
[id] => 11497364
[patent_doc_number] => 20170071549
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-16
[patent_title] => 'System and Method for Assisting Decisions Associated with Events Relative to Withdrawal of Life-Sustaining Therapy Using Variability Measurements'
[patent_app_type] => utility
[patent_app_number] => 15/259330
[patent_app_country] => US
[patent_app_date] => 2016-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 8052
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15259330
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/259330 | System and method for assisting decisions associated with events relative to withdrawal of life-sustaining therapy using variability measurements | Sep 7, 2016 | Issued |
Array
(
[id] => 12195586
[patent_doc_number] => 09899322
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-02-20
[patent_title] => 'Method for fabricating semiconductor device having a patterned metal layer embedded in an interlayer dielectric layer'
[patent_app_type] => utility
[patent_app_number] => 15/257921
[patent_app_country] => US
[patent_app_date] => 2016-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 3516
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15257921
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/257921 | Method for fabricating semiconductor device having a patterned metal layer embedded in an interlayer dielectric layer | Sep 6, 2016 | Issued |
Array
(
[id] => 12554097
[patent_doc_number] => 10014257
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-03
[patent_title] => Apparatus and method for placing stressors within an integrated circuit device to manage electromigration failures
[patent_app_type] => utility
[patent_app_number] => 15/256207
[patent_app_country] => US
[patent_app_date] => 2016-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 19
[patent_no_of_words] => 11948
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15256207
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/256207 | Apparatus and method for placing stressors within an integrated circuit device to manage electromigration failures | Sep 1, 2016 | Issued |
Array
(
[id] => 13682227
[patent_doc_number] => 20160379850
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-29
[patent_title] => SEMICONDUCTOR DIE SINGULATION METHOD
[patent_app_type] => utility
[patent_app_number] => 15/248382
[patent_app_country] => US
[patent_app_date] => 2016-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8045
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15248382
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/248382 | Semiconductor die singulation method using varied carrier substrate temperature | Aug 25, 2016 | Issued |
Array
(
[id] => 14769551
[patent_doc_number] => 10396180
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-27
[patent_title] => Method for forming apparatus comprising two dimensional material
[patent_app_type] => utility
[patent_app_number] => 15/754460
[patent_app_country] => US
[patent_app_date] => 2016-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 43
[patent_no_of_words] => 8662
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15754460
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/754460 | Method for forming apparatus comprising two dimensional material | Aug 24, 2016 | Issued |
Array
(
[id] => 11623224
[patent_doc_number] => 20170133412
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-11
[patent_title] => 'METHODS OF FORMING PRINTABLE INTEGRATED CIRCUIT DEVICES AND DEVICES FORMED THEREBY'
[patent_app_type] => utility
[patent_app_number] => 15/243228
[patent_app_country] => US
[patent_app_date] => 2016-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5723
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15243228
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/243228 | Printable device wafers with sacrificial layers gaps | Aug 21, 2016 | Issued |
Array
(
[id] => 11313506
[patent_doc_number] => 20160349616
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-01
[patent_title] => 'SEMICONDUCTOR DEVICE PRODUCTION COMPOSITION AND PATTERN FORMATION METHOD'
[patent_app_type] => utility
[patent_app_number] => 15/235471
[patent_app_country] => US
[patent_app_date] => 2016-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13744
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15235471
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/235471 | Composition and method of forming pattern using composition | Aug 11, 2016 | Issued |
Array
(
[id] => 16684572
[patent_doc_number] => 10944065
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-09
[patent_title] => Mid and far-infrared nanocrystals based photodetectors with enhanced performances
[patent_app_type] => utility
[patent_app_number] => 15/746860
[patent_app_country] => US
[patent_app_date] => 2016-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 11773
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15746860
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/746860 | Mid and far-infrared nanocrystals based photodetectors with enhanced performances | Jul 27, 2016 | Issued |
Array
(
[id] => 11476260
[patent_doc_number] => 20170063043
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-02
[patent_title] => 'PHOTONIC INTEGRATED CIRCUITS BASED ON QUANTUM CASCADE STRUCTURES'
[patent_app_type] => utility
[patent_app_number] => 15/221402
[patent_app_country] => US
[patent_app_date] => 2016-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 10537
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15221402
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/221402 | Methods for forming photonic integrated circuits based on quantum cascade structures | Jul 26, 2016 | Issued |
Array
(
[id] => 13996845
[patent_doc_number] => 20190067580
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-28
[patent_title] => DEPOSITION MASK, VAPOR DEPOSITION APPARATUS, VAPOR DEPOSITION METHOD, AND METHOD FOR MANUFACTURING ORGANIC EL DISPLAY APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/083856
[patent_app_country] => US
[patent_app_date] => 2016-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10766
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16083856
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/083856 | Deposition mask, vapor deposition apparatus, vapor deposition method, and method for manufacturing organic EL display apparatus | Jul 21, 2016 | Issued |
Array
(
[id] => 13848451
[patent_doc_number] => 20190027710
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-24
[patent_title] => METHOD FOR RELEASING RESIN FILM, METHOD FOR MANUFACTURING ELECTRONIC DEVICE COMPRISING FLEXIBLE SUBSTRATE, AND METHOD FOR MANUFACTURING ORGANIC EL DISPLAY DEVICE, AND APPARATUS FOR RELEASING RESIN FILM
[patent_app_type] => utility
[patent_app_number] => 16/067223
[patent_app_country] => US
[patent_app_date] => 2016-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13179
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16067223
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/067223 | Method for releasing resin film and method for manufacturing organic EL display device | Jul 21, 2016 | Issued |
Array
(
[id] => 11645312
[patent_doc_number] => 09666706
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-05-30
[patent_title] => 'Method of manufacturing a semiconductor device including a gate electrode on a protruding group III-V material layer'
[patent_app_type] => utility
[patent_app_number] => 15/210368
[patent_app_country] => US
[patent_app_date] => 2016-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 3937
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15210368
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/210368 | Method of manufacturing a semiconductor device including a gate electrode on a protruding group III-V material layer | Jul 13, 2016 | Issued |
Array
(
[id] => 11439492
[patent_doc_number] => 20170040513
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-02-09
[patent_title] => 'OPTICAL SEMICONDUCTOR ELEMENT MOUNTING SUBSTRATE AND OPTICAL SEMICONDUCTOR DEVICE USING THERMOSETTING RESIN COMPOSITION FOR LIGHT REFLECTION'
[patent_app_type] => utility
[patent_app_number] => 15/206615
[patent_app_country] => US
[patent_app_date] => 2016-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 13084
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15206615
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/206615 | Optical semiconductor element mounting substrate and optical semiconductor device using thermosetting resin composition for light reflection | Jul 10, 2016 | Issued |
Array
(
[id] => 13271033
[patent_doc_number] => 10147603
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-04
[patent_title] => Method of manufacturing a FET using a two dimensional transition metal dichalcogenide including a low power oxygen plasma treatment
[patent_app_type] => utility
[patent_app_number] => 15/197004
[patent_app_country] => US
[patent_app_date] => 2016-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 18
[patent_no_of_words] => 3802
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15197004
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/197004 | Method of manufacturing a FET using a two dimensional transition metal dichalcogenide including a low power oxygen plasma treatment | Jun 28, 2016 | Issued |
Array
(
[id] => 12122552
[patent_doc_number] => 20180006138
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-04
[patent_title] => 'PITCH SPLIT PATTERNING FOR SEMICONDUCTOR DEVICES'
[patent_app_type] => utility
[patent_app_number] => 15/196386
[patent_app_country] => US
[patent_app_date] => 2016-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 4952
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15196386
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/196386 | Pitch split patterning for semiconductor devices | Jun 28, 2016 | Issued |
Array
(
[id] => 13201869
[patent_doc_number] => 10115857
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-30
[patent_title] => Method for manufacturing semiconductor element of polygon shape
[patent_app_type] => utility
[patent_app_number] => 15/196787
[patent_app_country] => US
[patent_app_date] => 2016-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 8876
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15196787
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/196787 | Method for manufacturing semiconductor element of polygon shape | Jun 28, 2016 | Issued |