| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 11071506
[patent_doc_number] => 20160268470
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-15
[patent_title] => 'SOLAR CELL MANUFACTURING METHOD'
[patent_app_type] => utility
[patent_app_number] => 15/164874
[patent_app_country] => US
[patent_app_date] => 2016-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5050
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15164874
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/164874 | Solar cell manufacturing method using etching paste | May 25, 2016 | Issued |
Array
(
[id] => 11071210
[patent_doc_number] => 20160268174
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-15
[patent_title] => 'Methods for Probing Semiconductor Fins and Determining Carrier Concentrations'
[patent_app_type] => utility
[patent_app_number] => 15/162320
[patent_app_country] => US
[patent_app_date] => 2016-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3352
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15162320
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/162320 | Methods for probing semiconductor fins through four-point probe and determining carrier concentrations | May 22, 2016 | Issued |
Array
(
[id] => 11273573
[patent_doc_number] => 20160336120
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-11-17
[patent_title] => 'SEALING MATERIAL, METHOD OF MANUFACTURING FLEXIBLE THIN-FILM TYPE SUPER-CAPACITOR DEVICE USING THE SAME, AND SUPER-CAPACITOR DEVICE MANUFACTURED BY THE METHOD'
[patent_app_type] => utility
[patent_app_number] => 15/158764
[patent_app_country] => US
[patent_app_date] => 2016-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 45
[patent_figures_cnt] => 45
[patent_no_of_words] => 7553
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15158764
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/158764 | Sealing material used as a flexible thin-film type super-capacitor device | May 18, 2016 | Issued |
Array
(
[id] => 13321221
[patent_doc_number] => 20180212148
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-26
[patent_title] => ULTRA-FAST METHOD FOR PREPARING ORGANIC/INORGANIC THIN FILM BY USING SELF-DIFFUSION EFFECTS
[patent_app_type] => utility
[patent_app_number] => 15/744137
[patent_app_country] => US
[patent_app_date] => 2016-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5334
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15744137
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/744137 | Ultra-fast method for formation of organic/inorganic thin film by using spontaneous spreading effect | May 18, 2016 | Issued |
Array
(
[id] => 11271700
[patent_doc_number] => 20160334247
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-11-17
[patent_title] => 'METHOD FOR START-UP OF A SENSOR'
[patent_app_type] => utility
[patent_app_number] => 15/154402
[patent_app_country] => US
[patent_app_date] => 2016-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2432
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15154402
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/154402 | Method for adjusting a sensor | May 12, 2016 | Issued |
Array
(
[id] => 12147695
[patent_doc_number] => 09881956
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-01-30
[patent_title] => 'Heterogeneous integration using wafer-to-wafer stacking with die size adjustment'
[patent_app_type] => utility
[patent_app_number] => 15/148615
[patent_app_country] => US
[patent_app_date] => 2016-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 15
[patent_no_of_words] => 4499
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15148615
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/148615 | Heterogeneous integration using wafer-to-wafer stacking with die size adjustment | May 5, 2016 | Issued |
Array
(
[id] => 11890960
[patent_doc_number] => 09761524
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-12
[patent_title] => 'Metallization of the wafer edge for optimized electroplating performance on resistive substrates'
[patent_app_type] => utility
[patent_app_number] => 15/148496
[patent_app_country] => US
[patent_app_date] => 2016-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 16
[patent_no_of_words] => 11440
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 293
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15148496
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/148496 | Metallization of the wafer edge for optimized electroplating performance on resistive substrates | May 5, 2016 | Issued |
Array
(
[id] => 11495448
[patent_doc_number] => 20170069633
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-09
[patent_title] => 'METHOD OF FORMING SEMICONDUCTOR DEVICE INCLUDING EDGE CHIP AND RELATED DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/148405
[patent_app_country] => US
[patent_app_date] => 2016-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 38
[patent_no_of_words] => 12365
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15148405
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/148405 | Method of forming semiconductor device including edge chip and related device | May 5, 2016 | Issued |
Array
(
[id] => 12033928
[patent_doc_number] => 20170324028
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-09
[patent_title] => 'COMPONENT WITH REDUCED STRESS FORCES IN THE SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 15/146498
[patent_app_country] => US
[patent_app_date] => 2016-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3295
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15146498
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/146498 | Component with reduced stress forces in the substrate | May 3, 2016 | Issued |
Array
(
[id] => 12047522
[patent_doc_number] => 09825131
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-11-21
[patent_title] => 'Method of manufacturing semiconductor devices and semiconductor device containing oxygen-related thermal donors'
[patent_app_type] => utility
[patent_app_number] => 15/146459
[patent_app_country] => US
[patent_app_date] => 2016-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 15
[patent_no_of_words] => 6376
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15146459
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/146459 | Method of manufacturing semiconductor devices and semiconductor device containing oxygen-related thermal donors | May 3, 2016 | Issued |
Array
(
[id] => 11353902
[patent_doc_number] => 20160372643
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-22
[patent_title] => 'SEMICONDUCTOR LIGHT EMITTING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/146372
[patent_app_country] => US
[patent_app_date] => 2016-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 13105
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15146372
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/146372 | Semiconductor light emitting device having convex portion made with different materials | May 3, 2016 | Issued |
Array
(
[id] => 12032243
[patent_doc_number] => 20170322342
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-09
[patent_title] => 'CLIMATOLOGY AND WEATHER FORECASTS USING MOBILE SENSOR DATA'
[patent_app_type] => utility
[patent_app_number] => 15/146416
[patent_app_country] => US
[patent_app_date] => 2016-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2904
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15146416
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/146416 | Method and apparatus for forecasting weather | May 3, 2016 | Issued |
Array
(
[id] => 11495556
[patent_doc_number] => 20170069741
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-09
[patent_title] => 'POWER SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/146444
[patent_app_country] => US
[patent_app_date] => 2016-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6365
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15146444
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/146444 | Power semiconductor device comprising trench structures | May 3, 2016 | Issued |
Array
(
[id] => 12175058
[patent_doc_number] => 09893206
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-02-13
[patent_title] => 'Thin film transistor, array substrate, their manufacturing methods, and display device'
[patent_app_type] => utility
[patent_app_number] => 15/146643
[patent_app_country] => US
[patent_app_date] => 2016-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 5433
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15146643
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/146643 | Thin film transistor, array substrate, their manufacturing methods, and display device | May 3, 2016 | Issued |
Array
(
[id] => 11048707
[patent_doc_number] => 20160245665
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-25
[patent_title] => 'Monitoring Activity with Intelligent Fabrics'
[patent_app_type] => utility
[patent_app_number] => 15/144396
[patent_app_country] => US
[patent_app_date] => 2016-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 16389
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15144396
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/144396 | Monitoring activity with intelligent fabrics | May 1, 2016 | Issued |
Array
(
[id] => 11997702
[patent_doc_number] => 20170301856
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-19
[patent_title] => 'METHOD FOR MANUFACTURING MIXED-DIMENSION AND VOID-FREE MRAM STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 15/130216
[patent_app_country] => US
[patent_app_date] => 2016-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 7227
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15130216
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/130216 | Method for manufacturing mixed-dimension and void-free MRAM structure | Apr 14, 2016 | Issued |
Array
(
[id] => 12195477
[patent_doc_number] => 09899212
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-02-20
[patent_title] => 'Methods for depositing a monolayer on a substrate'
[patent_app_type] => utility
[patent_app_number] => 15/130208
[patent_app_country] => US
[patent_app_date] => 2016-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 9
[patent_no_of_words] => 10983
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15130208
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/130208 | Methods for depositing a monolayer on a substrate | Apr 14, 2016 | Issued |
Array
(
[id] => 14252287
[patent_doc_number] => 10276350
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-30
[patent_title] => Systems and methods for using computer-generated models to reduce reflected power towards an RF generator during state transitions of the RF generator by controlling RF values of the RF generator
[patent_app_type] => utility
[patent_app_number] => 15/098566
[patent_app_country] => US
[patent_app_date] => 2016-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 16948
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 265
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15098566
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/098566 | Systems and methods for using computer-generated models to reduce reflected power towards an RF generator during state transitions of the RF generator by controlling RF values of the RF generator | Apr 13, 2016 | Issued |
Array
(
[id] => 11111590
[patent_doc_number] => 20160308560
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-10-20
[patent_title] => 'SYSTEMS AND METHODS FOR REDUCING POWER REFLECTED TOWARDS A HIGHER FREQUENCY RF GENERATOR DURING A PERIOD OF A LOWER RF GENERATOR AND FOR USING A RELATIONSHIP TO REDUCE REFLECTED POWER'
[patent_app_type] => utility
[patent_app_number] => 15/098912
[patent_app_country] => US
[patent_app_date] => 2016-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 21918
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15098912
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/098912 | Systems and methods for using computer-generated models to reduce reflected power towards a high frequency RF generator during a cycle of operations of a low frequency RF generator | Apr 13, 2016 | Issued |
Array
(
[id] => 11028785
[patent_doc_number] => 20160225741
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-04
[patent_title] => 'METHODS FOR CONSTRUCTING THREE DIMENSIONAL (3D) INTEGRATED CIRCUITS (ICs) (3DICs) AND RELATED SYSTEMS'
[patent_app_type] => utility
[patent_app_number] => 15/095483
[patent_app_country] => US
[patent_app_date] => 2016-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 5655
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15095483
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/095483 | METHODS FOR CONSTRUCTING THREE DIMENSIONAL (3D) INTEGRATED CIRCUITS (ICs) (3DICs) AND RELATED SYSTEMS | Apr 10, 2016 | Abandoned |