| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 11246647
[patent_doc_number] => 09472698
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-10-18
[patent_title] => 'Method of manufacturing compound thin-film photovoltaic cell'
[patent_app_type] => utility
[patent_app_number] => 14/654872
[patent_app_country] => US
[patent_app_date] => 2013-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 6986
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14654872
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/654872 | Method of manufacturing compound thin-film photovoltaic cell | Dec 5, 2013 | Issued |
Array
(
[id] => 9537745
[patent_doc_number] => 20140162392
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-12
[patent_title] => 'PRODUCTION METHOD FOR A SUSPENDED STRUCTURE COMPONENT AND A TRANSISTOR CO-INTEGRATED ON A SAME SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 14/097733
[patent_app_country] => US
[patent_app_date] => 2013-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6211
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14097733
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/097733 | Method of forming a suspended structure and a transistor co-integrated on a same substrate | Dec 4, 2013 | Issued |
Array
(
[id] => 9799101
[patent_doc_number] => 20150011044
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-08
[patent_title] => 'COMPOSITION FOR TIN OXIDE SEMICONDUCTOR AND METHOD OF FORMATION OF TIN OXIDE SEMICONDUCTOR THIN FILM'
[patent_app_type] => utility
[patent_app_number] => 14/097685
[patent_app_country] => US
[patent_app_date] => 2013-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6503
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14097685
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/097685 | Method of formation of tin oxide semiconductor thin film doped with antimony | Dec 4, 2013 | Issued |
Array
(
[id] => 9546127
[patent_doc_number] => 20140170776
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-19
[patent_title] => 'MTJ STACK AND BOTTOM ELECTRODE PATTERNING PROCESS WITH ION BEAM ETCHING USING A SINGLE MASK'
[patent_app_type] => utility
[patent_app_number] => 14/096016
[patent_app_country] => US
[patent_app_date] => 2013-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3818
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14096016
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/096016 | MTJ stack and bottom electrode patterning process with ion beam etching using a single mask | Dec 3, 2013 | Issued |
Array
(
[id] => 9396396
[patent_doc_number] => 20140093802
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-04-03
[patent_title] => 'FUEL CELL MONITORING AND CONTROL SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 14/096616
[patent_app_country] => US
[patent_app_date] => 2013-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6849
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14096616
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/096616 | Method of controlling a fuel cell system using impedance determination | Dec 3, 2013 | Issued |
Array
(
[id] => 10508420
[patent_doc_number] => 09236297
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-01-12
[patent_title] => 'Low tempature tungsten film deposition for small critical dimension contacts and interconnects'
[patent_app_type] => utility
[patent_app_number] => 14/097160
[patent_app_country] => US
[patent_app_date] => 2013-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 23
[patent_no_of_words] => 10493
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14097160
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/097160 | Low tempature tungsten film deposition for small critical dimension contacts and interconnects | Dec 3, 2013 | Issued |
Array
(
[id] => 10967656
[patent_doc_number] => 20140370689
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-12-18
[patent_title] => 'REACTION DEVICE AND MANUFACTURE METHOD FOR CHEMICAL VAPOR DEPOSITION'
[patent_app_type] => utility
[patent_app_number] => 14/096390
[patent_app_country] => US
[patent_app_date] => 2013-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4196
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14096390
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/096390 | Reaction device with peripheral-in and center-out design for chemical vapor deposition | Dec 3, 2013 | Issued |
Array
(
[id] => 10144985
[patent_doc_number] => 09177797
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-11-03
[patent_title] => 'Lithography using high selectivity spacers for pitch reduction'
[patent_app_type] => utility
[patent_app_number] => 14/096864
[patent_app_country] => US
[patent_app_date] => 2013-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 26
[patent_no_of_words] => 4358
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14096864
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/096864 | Lithography using high selectivity spacers for pitch reduction | Dec 3, 2013 | Issued |
Array
(
[id] => 10570445
[patent_doc_number] => 09293624
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-03-22
[patent_title] => 'Methods for electroless plating of a solar cell metallization layer'
[patent_app_type] => utility
[patent_app_number] => 14/097164
[patent_app_country] => US
[patent_app_date] => 2013-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 37
[patent_no_of_words] => 8251
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14097164
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/097164 | Methods for electroless plating of a solar cell metallization layer | Dec 3, 2013 | Issued |
Array
(
[id] => 9518345
[patent_doc_number] => 20140154838
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-05
[patent_title] => 'MOUNTING APPARATUS AND MOUNTING METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/096523
[patent_app_country] => US
[patent_app_date] => 2013-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3839
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14096523
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/096523 | Mounting apparatus and mounting method for flip chip bonding semiconductor chips using two-step pressing process | Dec 3, 2013 | Issued |
Array
(
[id] => 9857960
[patent_doc_number] => 20150037977
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-02-05
[patent_title] => 'MASK AND PATTERN FORMING METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/096619
[patent_app_country] => US
[patent_app_date] => 2013-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 66
[patent_figures_cnt] => 66
[patent_no_of_words] => 6560
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14096619
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/096619 | Mask having separated line patterns connected by a connecting pattern | Dec 3, 2013 | Issued |
Array
(
[id] => 10158496
[patent_doc_number] => 09190280
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-11-17
[patent_title] => 'Method for manufacturing laterally diffused metal oxide semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 14/096976
[patent_app_country] => US
[patent_app_date] => 2013-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 2854
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14096976
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/096976 | Method for manufacturing laterally diffused metal oxide semiconductor device | Dec 3, 2013 | Issued |
Array
(
[id] => 9518399
[patent_doc_number] => 20140154890
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-05
[patent_title] => 'PERIPHERY COATING APPARATUS, PERIPHERY COATING METHOD AND STORAGE MEDIUM THEREFOR'
[patent_app_type] => utility
[patent_app_number] => 14/095054
[patent_app_country] => US
[patent_app_date] => 2013-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 9466
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14095054
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/095054 | Periphery coating apparatus, periphery coating method and storage medium therefor | Dec 2, 2013 | Issued |
Array
(
[id] => 10100035
[patent_doc_number] => 09136355
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-09-15
[patent_title] => 'Methods for forming amorphous silicon thin film transistors'
[patent_app_type] => utility
[patent_app_number] => 14/095834
[patent_app_country] => US
[patent_app_date] => 2013-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4000
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14095834
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/095834 | Methods for forming amorphous silicon thin film transistors | Dec 2, 2013 | Issued |
Array
(
[id] => 10145048
[patent_doc_number] => 09177860
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-11-03
[patent_title] => 'Method for processing at least one crystalline silicon-wafer with a thermal budget or a solar-cell wafer with a thermal budget by a laser beam'
[patent_app_type] => utility
[patent_app_number] => 14/094863
[patent_app_country] => US
[patent_app_date] => 2013-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 5258
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14094863
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/094863 | Method for processing at least one crystalline silicon-wafer with a thermal budget or a solar-cell wafer with a thermal budget by a laser beam | Dec 2, 2013 | Issued |
Array
(
[id] => 9537802
[patent_doc_number] => 20140162449
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-12
[patent_title] => 'SEMICONDUCTOR DEVICES AND METHODS OF FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/094963
[patent_app_country] => US
[patent_app_date] => 2013-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 8348
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14094963
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/094963 | Semiconductor devices and methods of fabricating the same | Dec 2, 2013 | Issued |
Array
(
[id] => 10138498
[patent_doc_number] => 09171820
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-10-27
[patent_title] => 'Method of manufacturing semiconductor device including thermal compression'
[patent_app_type] => utility
[patent_app_number] => 14/095000
[patent_app_country] => US
[patent_app_date] => 2013-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 7473
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14095000
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/095000 | Method of manufacturing semiconductor device including thermal compression | Dec 2, 2013 | Issued |
Array
(
[id] => 11353598
[patent_doc_number] => 20160372338
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-22
[patent_title] => 'ETCHING-BEFORE-PACKAGING HORIZONTAL CHIP 3D SYSTEM-LEVEL METAL CIRCUIT BOARD STRUCTURE AND TECHNIQUE THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/901878
[patent_app_country] => US
[patent_app_date] => 2013-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 11349
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14901878
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/901878 | Etching-before-packaging horizontal chip 3D system-level metal circuit board structure and technique thereof | Dec 1, 2013 | Issued |
Array
(
[id] => 11564708
[patent_doc_number] => 09627303
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-04-18
[patent_title] => 'Etching-before-packaging three-dimensional system-level metal circuit board structure inversely provided with chip, and technological method'
[patent_app_type] => utility
[patent_app_number] => 14/901451
[patent_app_country] => US
[patent_app_date] => 2013-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 83
[patent_no_of_words] => 10896
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 849
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14901451
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/901451 | Etching-before-packaging three-dimensional system-level metal circuit board structure inversely provided with chip, and technological method | Dec 1, 2013 | Issued |
Array
(
[id] => 9515130
[patent_doc_number] => 20140151622
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-05
[patent_title] => 'PHASE CHANGE MEMORY'
[patent_app_type] => utility
[patent_app_number] => 14/091487
[patent_app_country] => US
[patent_app_date] => 2013-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 4096
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14091487
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/091487 | Superlattice phase change memory including Sb2Te3 layers containing Zr | Nov 26, 2013 | Issued |