
Caleb E. Henry
Examiner (ID: 13871, Phone: (571)270-5370 , Office: P/2894 )
| Most Active Art Unit | 2894 |
| Art Unit(s) | 2818, 2894 |
| Total Applications | 1607 |
| Issued Applications | 1337 |
| Pending Applications | 112 |
| Abandoned Applications | 182 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6456950
[patent_doc_number] => 20100090202
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-04-15
[patent_title] => 'ORGANIC TRANSISTOR ELEMENT, ITS MANUFACTURING METHOD, ORGANIC LIGHT-EMITTING TRANSISTOR, AND LIGHT-EMITTING DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/448563
[patent_app_country] => US
[patent_app_date] => 2007-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 15705
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0090/20100090202.pdf
[firstpage_image] =>[orig_patent_app_number] => 12448563
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/448563 | Organic transistor element, and method of manufacturing the same by concurrently doping an organic semiconductor layer and wet etching an electrode provided on the organic semiconductor layer | Dec 27, 2007 | Issued |
Array
(
[id] => 6456975
[patent_doc_number] => 20100090203
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-04-15
[patent_title] => 'Organic Light-Emitting Element, Organic Light-Emitting Transistor, and Light-Emitting Display Device'
[patent_app_type] => utility
[patent_app_number] => 12/448673
[patent_app_country] => US
[patent_app_date] => 2007-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 20451
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0090/20100090203.pdf
[firstpage_image] =>[orig_patent_app_number] => 12448673
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/448673 | Organic light-emitting element in which each of a plurality of unit pixels has two types of partitions to divide an organic light-emitting layer, organic light-emitting transistor and light-emitting display device having the organic light-emitting element | Dec 27, 2007 | Issued |
Array
(
[id] => 6285844
[patent_doc_number] => 20100237329
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-23
[patent_title] => 'VINYL-BASED POLYMER WITH SILICON OR/AND TIN AND ORGANIC LIGHT EMISSION DIODE USING'
[patent_app_type] => utility
[patent_app_number] => 12/451520
[patent_app_country] => US
[patent_app_date] => 2007-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 8651
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0237/20100237329.pdf
[firstpage_image] =>[orig_patent_app_number] => 12451520
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/451520 | Vinyl-based polymer with silicon or/and tin and organic light emission diode using the same | Dec 25, 2007 | Issued |
Array
(
[id] => 52968
[patent_doc_number] => 07772082
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-08-10
[patent_title] => 'Capacitor of semiconductor device and method of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 11/987989
[patent_app_country] => US
[patent_app_date] => 2007-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 1853
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/772/07772082.pdf
[firstpage_image] =>[orig_patent_app_number] => 11987989
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/987989 | Capacitor of semiconductor device and method of fabricating the same | Dec 5, 2007 | Issued |
Array
(
[id] => 4915704
[patent_doc_number] => 20080096304
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-04-24
[patent_title] => 'Photodiode array and method for making thereof'
[patent_app_type] => utility
[patent_app_number] => 11/987478
[patent_app_country] => US
[patent_app_date] => 2007-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 5224
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0096/20080096304.pdf
[firstpage_image] =>[orig_patent_app_number] => 11987478
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/987478 | Photodiode array having semiconductor substrate and crystal fused regions and method for making thereof | Nov 29, 2007 | Issued |
Array
(
[id] => 4745706
[patent_doc_number] => 20080090308
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-04-17
[patent_title] => 'Semiconductor device alignment mark having a plane pattern and semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/998085
[patent_app_country] => US
[patent_app_date] => 2007-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3882
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0090/20080090308.pdf
[firstpage_image] =>[orig_patent_app_number] => 11998085
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/998085 | Semiconductor device alignment mark having a plane pattern and semiconductor device | Nov 27, 2007 | Abandoned |
Array
(
[id] => 9166559
[patent_doc_number] => 08592236
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-11-26
[patent_title] => 'Method for manufacture of optically pumped, surface-emitting semiconductor laser device'
[patent_app_type] => utility
[patent_app_number] => 11/986909
[patent_app_country] => US
[patent_app_date] => 2007-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 25
[patent_no_of_words] => 7936
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11986909
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/986909 | Method for manufacture of optically pumped, surface-emitting semiconductor laser device | Nov 26, 2007 | Issued |
Array
(
[id] => 4546539
[patent_doc_number] => 07960222
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-06-14
[patent_title] => 'System and method for manufacturing double EPI N-type lateral diffusion metal oxide semiconductor transistors'
[patent_app_type] => utility
[patent_app_number] => 11/986498
[patent_app_country] => US
[patent_app_date] => 2007-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 3682
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/960/07960222.pdf
[firstpage_image] =>[orig_patent_app_number] => 11986498
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/986498 | System and method for manufacturing double EPI N-type lateral diffusion metal oxide semiconductor transistors | Nov 20, 2007 | Issued |
Array
(
[id] => 6368143
[patent_doc_number] => 20100314611
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-16
[patent_title] => 'ELECTRODE COVERING MATERIAL, ELECTRODE STRUCTURE AND SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/515585
[patent_app_country] => US
[patent_app_date] => 2007-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 10378
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 13
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0314/20100314611.pdf
[firstpage_image] =>[orig_patent_app_number] => 12515585
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/515585 | Electrode covering material, electrode structure and semiconductor device | Nov 20, 2007 | Issued |
Array
(
[id] => 8806635
[patent_doc_number] => 08444282
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-05-21
[patent_title] => 'Display device'
[patent_app_type] => utility
[patent_app_number] => 12/446582
[patent_app_country] => US
[patent_app_date] => 2007-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 7657
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12446582
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/446582 | Display device | Nov 6, 2007 | Issued |
Array
(
[id] => 6348664
[patent_doc_number] => 20100330805
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-30
[patent_title] => 'METHODS FOR FORMING HIGH ASPECT RATIO FEATURES ON A SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 11/934589
[patent_app_country] => US
[patent_app_date] => 2007-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3434
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0330/20100330805.pdf
[firstpage_image] =>[orig_patent_app_number] => 11934589
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/934589 | METHODS FOR FORMING HIGH ASPECT RATIO FEATURES ON A SUBSTRATE | Nov 1, 2007 | Abandoned |
Array
(
[id] => 4691218
[patent_doc_number] => 20080083988
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-04-10
[patent_title] => 'Top layers of metal for high performance IC\'s'
[patent_app_type] => utility
[patent_app_number] => 11/930189
[patent_app_country] => US
[patent_app_date] => 2007-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6007
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0083/20080083988.pdf
[firstpage_image] =>[orig_patent_app_number] => 11930189
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/930189 | Top layers of metal for high performance IC's | Oct 30, 2007 | Abandoned |
Array
(
[id] => 4669914
[patent_doc_number] => 20080044974
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-02-21
[patent_title] => 'EMBEDDED STRESSED NITRIDE LINERS FOR CMOS PERFORMANCE IMPROVEMENT'
[patent_app_type] => utility
[patent_app_number] => 11/876415
[patent_app_country] => US
[patent_app_date] => 2007-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6097
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0044/20080044974.pdf
[firstpage_image] =>[orig_patent_app_number] => 11876415
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/876415 | Embedded stressed nitride liners for CMOS performance improvement | Oct 21, 2007 | Issued |
Array
(
[id] => 4651640
[patent_doc_number] => 20080038896
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-02-14
[patent_title] => 'METHODS FOR ETCHING DOPED OXIDES IN THE MANUFACTURE OF MICROFEATURE DEVICES'
[patent_app_type] => utility
[patent_app_number] => 11/871569
[patent_app_country] => US
[patent_app_date] => 2007-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4203
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0038/20080038896.pdf
[firstpage_image] =>[orig_patent_app_number] => 11871569
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/871569 | Methods for etching doped oxides in the manufacture of microfeature devices | Oct 11, 2007 | Issued |
Array
(
[id] => 4829318
[patent_doc_number] => 20080128823
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-06-05
[patent_title] => 'Semiconductor device and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 11/907319
[patent_app_country] => US
[patent_app_date] => 2007-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 10864
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0128/20080128823.pdf
[firstpage_image] =>[orig_patent_app_number] => 11907319
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/907319 | Semiconductor device having a stressor film | Oct 10, 2007 | Issued |
Array
(
[id] => 5439366
[patent_doc_number] => 20090091005
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-04-09
[patent_title] => 'Shielding structure for semiconductors and manufacturing method therefor'
[patent_app_type] => utility
[patent_app_number] => 11/905999
[patent_app_country] => US
[patent_app_date] => 2007-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1650
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0091/20090091005.pdf
[firstpage_image] =>[orig_patent_app_number] => 11905999
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/905999 | Shielding structure for semiconductors and manufacturing method therefor | Oct 8, 2007 | Abandoned |
Array
(
[id] => 8538761
[patent_doc_number] => 08314482
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-11-20
[patent_title] => 'Semiconductor package device'
[patent_app_type] => utility
[patent_app_number] => 11/905869
[patent_app_country] => US
[patent_app_date] => 2007-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 4815
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 307
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11905869
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/905869 | Semiconductor package device | Oct 4, 2007 | Issued |
Array
(
[id] => 4876564
[patent_doc_number] => 20080149947
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-06-26
[patent_title] => 'Bonding structure of circuit substrate and instant circuit inspection method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/905439
[patent_app_country] => US
[patent_app_date] => 2007-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2151
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0149/20080149947.pdf
[firstpage_image] =>[orig_patent_app_number] => 11905439
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/905439 | Bonding structure of circuit substrate and instant circuit inspection method thereof | Sep 30, 2007 | Issued |
Array
(
[id] => 4435450
[patent_doc_number] => 07898090
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-03-01
[patent_title] => 'General purpose ball grid array security cap'
[patent_app_type] => utility
[patent_app_number] => 11/904749
[patent_app_country] => US
[patent_app_date] => 2007-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 5338
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/898/07898090.pdf
[firstpage_image] =>[orig_patent_app_number] => 11904749
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/904749 | General purpose ball grid array security cap | Sep 27, 2007 | Issued |
Array
(
[id] => 4942158
[patent_doc_number] => 20080079481
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-04-03
[patent_title] => 'Semiconductor device with current mirror circuit having two transistors of identical characteristics'
[patent_app_type] => utility
[patent_app_number] => 11/902568
[patent_app_country] => US
[patent_app_date] => 2007-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5411
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0079/20080079481.pdf
[firstpage_image] =>[orig_patent_app_number] => 11902568
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/902568 | Semiconductor device with current mirror circuit having two transistors of identical characteristics | Sep 23, 2007 | Issued |