
Caleb E. Henry
Examiner (ID: 4374, Phone: (571)270-5370 , Office: P/2894 )
| Most Active Art Unit | 2894 |
| Art Unit(s) | 2818, 2894 |
| Total Applications | 1559 |
| Issued Applications | 1303 |
| Pending Applications | 119 |
| Abandoned Applications | 178 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7555390
[patent_doc_number] => 08067291
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-11-29
[patent_title] => 'MOS field-effect transistor and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/717204
[patent_app_country] => US
[patent_app_date] => 2007-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3760
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/067/08067291.pdf
[firstpage_image] =>[orig_patent_app_number] => 11717204
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/717204 | MOS field-effect transistor and manufacturing method thereof | Mar 12, 2007 | Issued |
Array
(
[id] => 5088807
[patent_doc_number] => 20070228446
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-10-04
[patent_title] => 'Semiconductor device and a method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/717053
[patent_app_country] => US
[patent_app_date] => 2007-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 11788
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0228/20070228446.pdf
[firstpage_image] =>[orig_patent_app_number] => 11717053
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/717053 | Semiconductor device and a method of manufacturing the same | Mar 12, 2007 | Issued |
Array
(
[id] => 5582732
[patent_doc_number] => 20090101934
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-04-23
[patent_title] => 'Monolithic White Light-Emitting Diode'
[patent_app_type] => utility
[patent_app_number] => 12/225039
[patent_app_country] => US
[patent_app_date] => 2007-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3946
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0101/20090101934.pdf
[firstpage_image] =>[orig_patent_app_number] => 12225039
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/225039 | Monolithic White Light-Emitting Diode | Mar 8, 2007 | Abandoned |
Array
(
[id] => 8652985
[patent_doc_number] => 08372731
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-12
[patent_title] => 'Device fabrication by ink-jet printing materials into bank structures, and embossing tool'
[patent_app_type] => utility
[patent_app_number] => 11/714098
[patent_app_country] => US
[patent_app_date] => 2007-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 32
[patent_no_of_words] => 3936
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11714098
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/714098 | Device fabrication by ink-jet printing materials into bank structures, and embossing tool | Mar 5, 2007 | Issued |
Array
(
[id] => 5259175
[patent_doc_number] => 20070212807
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-09-13
[patent_title] => 'Method for producing an organic thin film transistor and an organic thin film transistor produced by the method'
[patent_app_type] => utility
[patent_app_number] => 11/714059
[patent_app_country] => US
[patent_app_date] => 2007-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 10648
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0212/20070212807.pdf
[firstpage_image] =>[orig_patent_app_number] => 11714059
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/714059 | Method for producing an organic thin film transistor and an organic thin film transistor produced by the method | Mar 4, 2007 | Issued |
Array
(
[id] => 4937591
[patent_doc_number] => 20080074908
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-03-27
[patent_title] => 'Depletion mode transistor as a start-up control element'
[patent_app_type] => utility
[patent_app_number] => 11/714474
[patent_app_country] => US
[patent_app_date] => 2007-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2767
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0074/20080074908.pdf
[firstpage_image] =>[orig_patent_app_number] => 11714474
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/714474 | Depletion mode transistor as a start-up control element | Mar 4, 2007 | Abandoned |
Array
(
[id] => 8725943
[patent_doc_number] => 08405062
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-03-26
[patent_title] => 'Method of forming poly-si pattern, diode having poly-si pattern, multi-layer cross point resistive memory device having poly-si pattern, and method of manufacturing the diode and the memory device'
[patent_app_type] => utility
[patent_app_number] => 11/713738
[patent_app_country] => US
[patent_app_date] => 2007-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 18
[patent_no_of_words] => 7045
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11713738
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/713738 | Method of forming poly-si pattern, diode having poly-si pattern, multi-layer cross point resistive memory device having poly-si pattern, and method of manufacturing the diode and the memory device | Mar 4, 2007 | Issued |
Array
(
[id] => 34604
[patent_doc_number] => 07786513
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-08-31
[patent_title] => 'Semiconductor integrated circuit device and power source wiring method therefor'
[patent_app_type] => utility
[patent_app_number] => 11/712974
[patent_app_country] => US
[patent_app_date] => 2007-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 5666
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 565
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/786/07786513.pdf
[firstpage_image] =>[orig_patent_app_number] => 11712974
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/712974 | Semiconductor integrated circuit device and power source wiring method therefor | Mar 1, 2007 | Issued |
Array
(
[id] => 4673358
[patent_doc_number] => 20080210986
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-09-04
[patent_title] => 'Global shutter pixel with charge storage region'
[patent_app_type] => utility
[patent_app_number] => 11/712994
[patent_app_country] => US
[patent_app_date] => 2007-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3535
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0210/20080210986.pdf
[firstpage_image] =>[orig_patent_app_number] => 11712994
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/712994 | Global shutter pixel with charge storage region | Mar 1, 2007 | Abandoned |
Array
(
[id] => 4725429
[patent_doc_number] => 20080204970
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-28
[patent_title] => 'Transparent oxide capacitor structures'
[patent_app_type] => utility
[patent_app_number] => 11/712063
[patent_app_country] => US
[patent_app_date] => 2007-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3065
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0204/20080204970.pdf
[firstpage_image] =>[orig_patent_app_number] => 11712063
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/712063 | Transparent oxide capacitor structures | Feb 27, 2007 | Abandoned |
Array
(
[id] => 4724025
[patent_doc_number] => 20080203566
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-28
[patent_title] => 'Stress buffer layer for packaging process'
[patent_app_type] => utility
[patent_app_number] => 11/711333
[patent_app_country] => US
[patent_app_date] => 2007-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2862
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0203/20080203566.pdf
[firstpage_image] =>[orig_patent_app_number] => 11711333
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/711333 | Stress buffer layer for packaging process | Feb 26, 2007 | Abandoned |
Array
(
[id] => 5296373
[patent_doc_number] => 20090011299
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-01-08
[patent_title] => 'Fuel Cell System'
[patent_app_type] => utility
[patent_app_number] => 12/223648
[patent_app_country] => US
[patent_app_date] => 2007-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 16054
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0011/20090011299.pdf
[firstpage_image] =>[orig_patent_app_number] => 12223648
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/223648 | Fuel cell system for repressing reservoir water backflow | Feb 25, 2007 | Issued |
Array
(
[id] => 6633318
[patent_doc_number] => 20100173441
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-07-08
[patent_title] => 'METHOD FOR PROCESSING ELONGATE SUBSTRATES AND SUBSTRATE SECURING APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 12/527029
[patent_app_country] => US
[patent_app_date] => 2007-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 9076
[patent_no_of_claims] => 52
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0173/20100173441.pdf
[firstpage_image] =>[orig_patent_app_number] => 12527029
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/527029 | METHOD FOR PROCESSING ELONGATE SUBSTRATES AND SUBSTRATE SECURING APPARATUS | Feb 14, 2007 | Abandoned |
Array
(
[id] => 4691206
[patent_doc_number] => 20080083976
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-04-10
[patent_title] => 'Edge connect wafer level stacking'
[patent_app_type] => utility
[patent_app_number] => 11/704713
[patent_app_country] => US
[patent_app_date] => 2007-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 8033
[patent_no_of_claims] => 42
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0083/20080083976.pdf
[firstpage_image] =>[orig_patent_app_number] => 11704713
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/704713 | Edge connect wafer level stacking with leads extending along edges | Feb 8, 2007 | Issued |
Array
(
[id] => 5110417
[patent_doc_number] => 20070194332
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-08-23
[patent_title] => 'Light active sheet material'
[patent_app_type] => utility
[patent_app_number] => 11/704044
[patent_app_country] => US
[patent_app_date] => 2007-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 17287
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0194/20070194332.pdf
[firstpage_image] =>[orig_patent_app_number] => 11704044
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/704044 | Light active sheet material | Feb 6, 2007 | Abandoned |
Array
(
[id] => 5294175
[patent_doc_number] => 20090009101
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-01-08
[patent_title] => 'Oled Having Stacked Organic Light-Emitting Units'
[patent_app_type] => utility
[patent_app_number] => 12/087929
[patent_app_country] => US
[patent_app_date] => 2007-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 11216
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0009/20090009101.pdf
[firstpage_image] =>[orig_patent_app_number] => 12087929
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/087929 | OLED having stacked organic light-emitting units | Jan 16, 2007 | Issued |
Array
(
[id] => 5527056
[patent_doc_number] => 20090197133
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-08-06
[patent_title] => 'METHOD FOR PRODUCING FUEL CELL ELECTRODES AND POLYMER ELECTROLYTE FUEL CELLS HAVING FUEL CELL ELECTRODES'
[patent_app_type] => utility
[patent_app_number] => 12/090258
[patent_app_country] => US
[patent_app_date] => 2006-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4382
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0197/20090197133.pdf
[firstpage_image] =>[orig_patent_app_number] => 12090258
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/090258 | METHOD FOR PRODUCING FUEL CELL ELECTRODES AND POLYMER ELECTROLYTE FUEL CELLS HAVING FUEL CELL ELECTRODES | Dec 6, 2006 | Abandoned |
Array
(
[id] => 8528197
[patent_doc_number] => 08304769
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-11-06
[patent_title] => 'Active matrix substrate having channel protection film covering transistor channel, and display apparatus and/or, television receiver including same'
[patent_app_type] => utility
[patent_app_number] => 12/224679
[patent_app_country] => US
[patent_app_date] => 2006-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 32
[patent_no_of_words] => 19232
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12224679
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/224679 | Active matrix substrate having channel protection film covering transistor channel, and display apparatus and/or, television receiver including same | Dec 4, 2006 | Issued |
Array
(
[id] => 5397880
[patent_doc_number] => 20090317943
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-24
[patent_title] => 'Alignment of Semiconducting Nanowires on Metal Electrodes'
[patent_app_type] => utility
[patent_app_number] => 12/374750
[patent_app_country] => US
[patent_app_date] => 2006-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2500
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0317/20090317943.pdf
[firstpage_image] =>[orig_patent_app_number] => 12374750
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/374750 | Alignment of Semiconducting Nanowires on Metal Electrodes | Nov 27, 2006 | Abandoned |
Array
(
[id] => 5146260
[patent_doc_number] => 20070046314
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-01
[patent_title] => 'Process for testing IC wafer'
[patent_app_type] => utility
[patent_app_number] => 11/589735
[patent_app_country] => US
[patent_app_date] => 2006-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1748
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0046/20070046314.pdf
[firstpage_image] =>[orig_patent_app_number] => 11589735
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/589735 | Process for testing IC wafer | Oct 30, 2006 | Abandoned |