Caleen O. Sullivan

Array ( [id] => 5564021 [patent_doc_number] => 20090136874 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-05-28 [patent_title] => 'Method for manufacturing printed circuit board' [patent_app_type] => utility [patent_app_number] => 12/149750 [patent_app_country] => US [patent_app_date] => 2008-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 1958 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0136/20090136874.pdf [firstpage_image] =>[orig_patent_app_number] => 12149750 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5485217 [patent_doc_number] => 20090274982 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-11-05 [patent_title] => 'METHOD OF MAKING A SEMICONDUCTOR DEVICE USING NEGATIVE PHOTORESIST' [patent_app_type] => utility [patent_app_number] => 12/112058 [patent_app_country] => US [patent_app_date] => 2008-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3515 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0274/20090274982.pdf [firstpage_image] =>[orig_patent_app_number] => 12112058 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4957488 [patent_doc_number] => 20080271912 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-11-06 [patent_title] => 'PRINTED CIRCUIT BOARD AND MANUFACTURING METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 12/110606 [patent_app_country] => US [patent_app_date] => 2008-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 11614 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0271/20080271912.pdf [firstpage_image] =>[orig_patent_app_number] => 12110606 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5495723 [patent_doc_number] => 20090263751 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-22 [patent_title] => 'Methods for double patterning photoresist' [patent_app_type] => utility [patent_app_number] => 12/148826 [patent_app_country] => US [patent_app_date] => 2008-04-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4247 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0263/20090263751.pdf [firstpage_image] =>[orig_patent_app_number] => 12148826 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5458170 [patent_doc_number] => 20090258322 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-15 [patent_title] => 'METHODS FOR PLANARIZING UNEVENNESS ON SURFACE OF WAFER PHOTORESIST LAYER AND WAFERS PRODUCED BY THE METHODS' [patent_app_type] => utility [patent_app_number] => 12/100716 [patent_app_country] => US [patent_app_date] => 2008-04-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4007 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0258/20090258322.pdf [firstpage_image] =>[orig_patent_app_number] => 12100716 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5473540 [patent_doc_number] => 20090246706 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-01 [patent_title] => 'PATTERNING RESOLUTION ENHANCEMENT COMBINING INTERFERENCE LITHOGRAPHY AND SELF-ALIGNED DOUBLE PATTERNING TECHNIQUES' [patent_app_type] => utility [patent_app_number] => 12/060612 [patent_app_country] => US [patent_app_date] => 2008-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 9421 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0246/20090246706.pdf [firstpage_image] =>[orig_patent_app_number] => 12060612 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4719235 [patent_doc_number] => 20080241757 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-02 [patent_title] => 'Reproducible, high yield method for fabricating ultra-short T-gates on HFETs' [patent_app_type] => utility [patent_app_number] => 12/079529 [patent_app_country] => US [patent_app_date] => 2008-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 988 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0241/20080241757.pdf [firstpage_image] =>[orig_patent_app_number] => 12079529 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4595366 [patent_doc_number] => 07981591 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-07-19 [patent_title] => 'Semiconductor buried grating fabrication method' [patent_app_type] => utility [patent_app_number] => 12/079524 [patent_app_country] => US [patent_app_date] => 2008-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 3087 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/981/07981591.pdf [firstpage_image] =>[orig_patent_app_number] => 12079524 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4719237 [patent_doc_number] => 20080241759 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-02 [patent_title] => 'METHOD OF MANUFACTURING WIRING CIRCUIT BOARD' [patent_app_type] => utility [patent_app_number] => 12/055711 [patent_app_country] => US [patent_app_date] => 2008-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 6126 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0241/20080241759.pdf [firstpage_image] =>[orig_patent_app_number] => 12055711 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5545856 [patent_doc_number] => 20090155733 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-18 [patent_title] => 'METHOD OF FORMING ISO SPACE PATTERN' [patent_app_type] => utility [patent_app_number] => 12/050931 [patent_app_country] => US [patent_app_date] => 2008-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 3366 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0155/20090155733.pdf [firstpage_image] =>[orig_patent_app_number] => 12050931 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5533448 [patent_doc_number] => 20090233236 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-09-17 [patent_title] => 'METHOD FOR FABRICATING SELF-ALIGNED NANOSTRUCTURE USING SELF-ASSEMBLY BLOCK COPOLYMERS, AND STRUCTURES FABRICATED THEREFROM' [patent_app_type] => utility [patent_app_number] => 12/049780 [patent_app_country] => US [patent_app_date] => 2008-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 11257 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0233/20090233236.pdf [firstpage_image] =>[orig_patent_app_number] => 12049780 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4527630 [patent_doc_number] => 07923201 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-04-12 [patent_title] => 'Near-field exposure method' [patent_app_type] => utility [patent_app_number] => 12/048767 [patent_app_country] => US [patent_app_date] => 2008-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 18 [patent_no_of_words] => 5077 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 201 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/923/07923201.pdf [firstpage_image] =>[orig_patent_app_number] => 12048767 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4624010 [patent_doc_number] => 08003305 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-08-23 [patent_title] => 'Method for patterning a semiconductor wafer' [patent_app_type] => utility [patent_app_number] => 12/041500 [patent_app_country] => US [patent_app_date] => 2008-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 19 [patent_no_of_words] => 4583 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/003/08003305.pdf [firstpage_image] =>[orig_patent_app_number] => 12041500 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4739868 [patent_doc_number] => 20080233521 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-09-25 [patent_title] => 'Method for manufacturing substrate for making microarray' [patent_app_type] => utility [patent_app_number] => 12/071889 [patent_app_country] => US [patent_app_date] => 2008-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 5612 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0233/20080233521.pdf [firstpage_image] =>[orig_patent_app_number] => 12071889 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4468567 [patent_doc_number] => 07943285 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-05-17 [patent_title] => 'Pattern formation method' [patent_app_type] => utility [patent_app_number] => 12/029944 [patent_app_country] => US [patent_app_date] => 2008-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 33 [patent_no_of_words] => 7092 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 362 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/943/07943285.pdf [firstpage_image] =>[orig_patent_app_number] => 12029944 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4545042 [patent_doc_number] => 07960096 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-06-14 [patent_title] => 'Sublithographic patterning method incorporating a self-aligned single mask process' [patent_app_type] => utility [patent_app_number] => 12/028861 [patent_app_country] => US [patent_app_date] => 2008-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 13 [patent_no_of_words] => 3395 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 222 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/960/07960096.pdf [firstpage_image] =>[orig_patent_app_number] => 12028861 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4845674 [patent_doc_number] => 20080182082 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-31 [patent_title] => 'Pattern forming method, electronic device manufacturing method and electronic device' [patent_app_type] => utility [patent_app_number] => 12/010780 [patent_app_country] => US [patent_app_date] => 2008-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 33 [patent_figures_cnt] => 33 [patent_no_of_words] => 10238 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0182/20080182082.pdf [firstpage_image] =>[orig_patent_app_number] => 12010780 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4954846 [patent_doc_number] => 20080187870 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-08-07 [patent_title] => 'METHOD FOR FORMING PHOTORESIST PATTERN, METHOD FOR MANUFACTURING DISPLAY PANEL, AND METHOD FOR MANUFACTURING DISPLAY DEVICE' [patent_app_type] => utility [patent_app_number] => 12/020650 [patent_app_country] => US [patent_app_date] => 2008-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 8797 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0187/20080187870.pdf [firstpage_image] =>[orig_patent_app_number] => 12020650 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5354949 [patent_doc_number] => 20090186293 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-07-23 [patent_title] => 'DRY FILM PROTORESIST FOR A MICRO-FLUID EJECTION HEAD AND METHOD THEREFOR' [patent_app_type] => utility [patent_app_number] => 12/018433 [patent_app_country] => US [patent_app_date] => 2008-01-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5067 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0186/20090186293.pdf [firstpage_image] =>[orig_patent_app_number] => 12018433 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4727143 [patent_doc_number] => 20080206685 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-08-28 [patent_title] => 'Exposure method, method for manufacturing flat panel display substrate, and exposure apparatus' [patent_app_type] => utility [patent_app_number] => 12/010153 [patent_app_country] => US [patent_app_date] => 2008-01-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 13103 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0206/20080206685.pdf [firstpage_image] =>[orig_patent_app_number] => 12010153 [rel_patent_id] =>[rel_patent_doc_number] =>)