
Calvin E. Vansant
Examiner (ID: 11143, Phone: (571)272-5714 , Office: P/2915 )
| Most Active Art Unit | 2915 |
| Art Unit(s) | 2937, 2961, 2915 |
| Total Applications | 1582 |
| Issued Applications | 1536 |
| Pending Applications | 8 |
| Abandoned Applications | 37 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 13705457
[patent_doc_number] => 20170363683
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-21
[patent_title] => PORTION ISOLATION ARCHITECTURE FOR CHIP ISOLATION TEST
[patent_app_type] => utility
[patent_app_number] => 15/188122
[patent_app_country] => US
[patent_app_date] => 2016-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6798
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15188122
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/188122 | Portion isolation architecture for chip isolation test | Jun 20, 2016 | Issued |
Array
(
[id] => 13016139
[patent_doc_number] => 10031181
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-07-24
[patent_title] => Integrated circuit package receiving test pattern and corresponding signature pattern
[patent_app_type] => utility
[patent_app_number] => 15/185367
[patent_app_country] => US
[patent_app_date] => 2016-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 7404
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 345
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15185367
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/185367 | Integrated circuit package receiving test pattern and corresponding signature pattern | Jun 16, 2016 | Issued |
Array
(
[id] => 12575661
[patent_doc_number] => 10020824
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-07-10
[patent_title] => Method and system for efficient block synchronization scheme on a scrambled cyclic code bit stream
[patent_app_type] => utility
[patent_app_number] => 15/185828
[patent_app_country] => US
[patent_app_date] => 2016-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7555
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15185828
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/185828 | Method and system for efficient block synchronization scheme on a scrambled cyclic code bit stream | Jun 16, 2016 | Issued |
Array
(
[id] => 11366060
[patent_doc_number] => 20170004041
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-05
[patent_title] => 'MULTI-STAGE SLICE RECOVERY IN A DISPERSED STORAGE NETWORK'
[patent_app_type] => utility
[patent_app_number] => 15/184614
[patent_app_country] => US
[patent_app_date] => 2016-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8135
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15184614
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/184614 | Multi-stage slice recovery in a dispersed storage network | Jun 15, 2016 | Issued |
Array
(
[id] => 12438690
[patent_doc_number] => 09979417
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-05-22
[patent_title] => Enhanced chip-kill schemes by using ECC syndrome pattern
[patent_app_type] => utility
[patent_app_number] => 15/184860
[patent_app_country] => US
[patent_app_date] => 2016-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4510
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 202
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15184860
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/184860 | Enhanced chip-kill schemes by using ECC syndrome pattern | Jun 15, 2016 | Issued |
Array
(
[id] => 14334467
[patent_doc_number] => 10298266
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-21
[patent_title] => Using storlet in erasure code object storage architecture for image processing
[patent_app_type] => utility
[patent_app_number] => 15/183045
[patent_app_country] => US
[patent_app_date] => 2016-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3712
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15183045
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/183045 | Using storlet in erasure code object storage architecture for image processing | Jun 14, 2016 | Issued |
Array
(
[id] => 13694829
[patent_doc_number] => 20170358369
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-14
[patent_title] => REFERENCE VOLTAGE CALIBRATION IN MEMORY DURING RUNTIME
[patent_app_type] => utility
[patent_app_number] => 15/180624
[patent_app_country] => US
[patent_app_date] => 2016-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6898
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15180624
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/180624 | Reference voltage calibration in memory during runtime | Jun 12, 2016 | Issued |
Array
(
[id] => 13244495
[patent_doc_number] => 10135467
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-20
[patent_title] => Methods and systems for applying an improved interleaver for modems operating on power grid
[patent_app_type] => utility
[patent_app_number] => 15/176979
[patent_app_country] => US
[patent_app_date] => 2016-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 14
[patent_no_of_words] => 3530
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15176979
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/176979 | Methods and systems for applying an improved interleaver for modems operating on power grid | Jun 7, 2016 | Issued |
Array
(
[id] => 12229008
[patent_doc_number] => 09916254
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-03-13
[patent_title] => 'Error detection using a logical address key'
[patent_app_type] => utility
[patent_app_number] => 15/171724
[patent_app_country] => US
[patent_app_date] => 2016-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4128
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15171724
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/171724 | Error detection using a logical address key | Jun 1, 2016 | Issued |
Array
(
[id] => 13656401
[patent_doc_number] => 09854534
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-12-26
[patent_title] => Terminal apparatus and retransmission control method
[patent_app_type] => utility
[patent_app_number] => 15/157065
[patent_app_country] => US
[patent_app_date] => 2016-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 15
[patent_no_of_words] => 16453
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 290
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15157065
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/157065 | Terminal apparatus and retransmission control method | May 16, 2016 | Issued |
Array
(
[id] => 11810415
[patent_doc_number] => 09714981
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-07-25
[patent_title] => 'Test-per-clock based on dynamically-partitioned reconfigurable scan chains'
[patent_app_type] => utility
[patent_app_number] => 15/150147
[patent_app_country] => US
[patent_app_date] => 2016-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3814
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15150147
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/150147 | Test-per-clock based on dynamically-partitioned reconfigurable scan chains | May 8, 2016 | Issued |
Array
(
[id] => 12513450
[patent_doc_number] => 10001947
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-06-19
[patent_title] => Systems, methods and devices for performing efficient patrol read operations in a storage system
[patent_app_type] => utility
[patent_app_number] => 15/143851
[patent_app_country] => US
[patent_app_date] => 2016-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7040
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15143851
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/143851 | Systems, methods and devices for performing efficient patrol read operations in a storage system | May 1, 2016 | Issued |
Array
(
[id] => 11423616
[patent_doc_number] => 20170031760
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-02-02
[patent_title] => 'VALIDATING STORED ENCODED DATA SLICE INTEGRITY IN A DISPERSED STORAGE NETWORK'
[patent_app_type] => utility
[patent_app_number] => 15/144243
[patent_app_country] => US
[patent_app_date] => 2016-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6633
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15144243
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/144243 | Validating stored encoded data slice integrity in a dispersed storage network | May 1, 2016 | Issued |
Array
(
[id] => 11430893
[patent_doc_number] => 09569209
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-02-14
[patent_title] => 'Method for non-volatile data storage and retrieval'
[patent_app_type] => utility
[patent_app_number] => 15/144653
[patent_app_country] => US
[patent_app_date] => 2016-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 13035
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15144653
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/144653 | Method for non-volatile data storage and retrieval | May 1, 2016 | Issued |
Array
(
[id] => 12025075
[patent_doc_number] => 20170315174
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-02
[patent_title] => 'Full Pad Coverage Boundary Scan'
[patent_app_type] => utility
[patent_app_number] => 15/143454
[patent_app_country] => US
[patent_app_date] => 2016-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5298
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15143454
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/143454 | Full pad coverage boundary scan | Apr 28, 2016 | Issued |
Array
(
[id] => 12025074
[patent_doc_number] => 20170315173
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-02
[patent_title] => 'ENHANCING SPECTRAL PURITY IN HIGH-SPEED TESTING'
[patent_app_type] => utility
[patent_app_number] => 15/139659
[patent_app_country] => US
[patent_app_date] => 2016-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6246
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15139659
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/139659 | Enhancing spectral purity in high-speed testing | Apr 26, 2016 | Issued |
Array
(
[id] => 11064412
[patent_doc_number] => 20160261374
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-08
[patent_title] => 'TRANSMITTER AND SHORTENING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/130181
[patent_app_country] => US
[patent_app_date] => 2016-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 31296
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15130181
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/130181 | Transmitter and shortening method thereof | Apr 14, 2016 | Issued |
Array
(
[id] => 13143709
[patent_doc_number] => 10089189
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-02
[patent_title] => Devices and methods for receiving a data file in a communication system
[patent_app_type] => utility
[patent_app_number] => 15/130498
[patent_app_country] => US
[patent_app_date] => 2016-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 10590
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15130498
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/130498 | Devices and methods for receiving a data file in a communication system | Apr 14, 2016 | Issued |
Array
(
[id] => 11064412
[patent_doc_number] => 20160261374
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-08
[patent_title] => 'TRANSMITTER AND SHORTENING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/130181
[patent_app_country] => US
[patent_app_date] => 2016-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 31296
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15130181
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/130181 | Transmitter and shortening method thereof | Apr 14, 2016 | Issued |
Array
(
[id] => 11064412
[patent_doc_number] => 20160261374
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-08
[patent_title] => 'TRANSMITTER AND SHORTENING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/130181
[patent_app_country] => US
[patent_app_date] => 2016-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 31296
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15130181
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/130181 | Transmitter and shortening method thereof | Apr 14, 2016 | Issued |