
Calvin E. Vansant
Examiner (ID: 11143, Phone: (571)272-5714 , Office: P/2915 )
| Most Active Art Unit | 2915 |
| Art Unit(s) | 2937, 2961, 2915 |
| Total Applications | 1582 |
| Issued Applications | 1536 |
| Pending Applications | 8 |
| Abandoned Applications | 37 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10841296
[patent_doc_number] => 08868996
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-10-21
[patent_title] => 'Apparatus and method for transmitting/receiving the hybrid-ARQ ACK/NACK signal in mobile communication system'
[patent_app_type] => utility
[patent_app_number] => 13/687628
[patent_app_country] => US
[patent_app_date] => 2012-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 15253
[patent_no_of_claims] => 48
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13687628
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/687628 | Apparatus and method for transmitting/receiving the hybrid-ARQ ACK/NACK signal in mobile communication system | Nov 27, 2012 | Issued |
Array
(
[id] => 10364464
[patent_doc_number] => 20150249470
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-03
[patent_title] => 'COMBINED BLOCK-STYLE ERROR CORRECTION'
[patent_app_type] => utility
[patent_app_number] => 14/417236
[patent_app_country] => US
[patent_app_date] => 2012-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 9796
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14417236
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/417236 | COMBINED BLOCK-STYLE ERROR CORRECTION | Oct 30, 2012 | Abandoned |
Array
(
[id] => 10074159
[patent_doc_number] => 09112532
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-08-18
[patent_title] => 'QC-LDPC decoder with list-syndrome decoding'
[patent_app_type] => utility
[patent_app_number] => 13/661541
[patent_app_country] => US
[patent_app_date] => 2012-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 17
[patent_no_of_words] => 9507
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13661541
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/661541 | QC-LDPC decoder with list-syndrome decoding | Oct 25, 2012 | Issued |
Array
(
[id] => 9746073
[patent_doc_number] => 20140281792
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-18
[patent_title] => 'Error Corrector Coding and Decoding'
[patent_app_type] => utility
[patent_app_number] => 14/350527
[patent_app_country] => US
[patent_app_date] => 2012-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 9633
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14350527
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/350527 | Error corrector coding and decoding | Oct 10, 2012 | Issued |
Array
(
[id] => 8650611
[patent_doc_number] => 20130036341
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-02-07
[patent_title] => 'COLLECTING FAILURE INFORMATION ON ERROR CORRECTION CODE (ECC) PROTECTED DATA'
[patent_app_type] => utility
[patent_app_number] => 13/648555
[patent_app_country] => US
[patent_app_date] => 2012-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 6205
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13648555
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/648555 | Collecting failure information on error correction code (ECC) protected data | Oct 9, 2012 | Issued |
Array
(
[id] => 10194777
[patent_doc_number] => 09223688
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-12-29
[patent_title] => 'Data storing method and memory controller and memory storage device using the same'
[patent_app_type] => utility
[patent_app_number] => 13/633887
[patent_app_country] => US
[patent_app_date] => 2012-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 16
[patent_no_of_words] => 10018
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13633887
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/633887 | Data storing method and memory controller and memory storage device using the same | Oct 2, 2012 | Issued |
Array
(
[id] => 8722710
[patent_doc_number] => 20130073927
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-21
[patent_title] => 'DEVICE, SYSTEM AND METHOD OF COMMUNICATING DATA OVER WIRELESS COMMUNICATION SYMBOLS WITH CHECK CODE'
[patent_app_type] => utility
[patent_app_number] => 13/612907
[patent_app_country] => US
[patent_app_date] => 2012-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 9810
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13612907
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/612907 | Device, system and method of communicating data over wireless communication symbols with check code | Sep 12, 2012 | Issued |
Array
(
[id] => 9109984
[patent_doc_number] => 20130283116
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-24
[patent_title] => 'METHOD AND SYSTEM FOR ERROR CORRECTION IN TRANSMITTING DATA USING LOW COMPLEXITY SYSTEMATIC ENCODER'
[patent_app_type] => utility
[patent_app_number] => 13/597765
[patent_app_country] => US
[patent_app_date] => 2012-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 11780
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13597765
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/597765 | Method and system for error correction in transmitting data using low complexity systematic encoder | Aug 28, 2012 | Issued |
Array
(
[id] => 9992732
[patent_doc_number] => 09037953
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-05-19
[patent_title] => 'Multi-bit error correction method and apparatus based on a BCH code and memory system'
[patent_app_type] => utility
[patent_app_number] => 13/588700
[patent_app_country] => US
[patent_app_date] => 2012-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 9154
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 318
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13588700
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/588700 | Multi-bit error correction method and apparatus based on a BCH code and memory system | Aug 16, 2012 | Issued |
Array
(
[id] => 8693242
[patent_doc_number] => 08392778
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-03-05
[patent_title] => 'Clock domain check method, clock domain check program, and recording medium'
[patent_app_type] => utility
[patent_app_number] => 13/567043
[patent_app_country] => US
[patent_app_date] => 2012-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 17
[patent_no_of_words] => 6595
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 261
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13567043
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/567043 | Clock domain check method, clock domain check program, and recording medium | Aug 3, 2012 | Issued |
Array
(
[id] => 8497867
[patent_doc_number] => 20120297275
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-22
[patent_title] => 'CIRCUIT AND TECHNIQUE FOR REDUCING PARITY BIT-WIDTHS FOR CHECK BIT AND SYNDROME GENERATION FOR DATA BLOCKS THROUGH THE USE OF ADDITIONAL CHECK BITS TO INCREASE THE NUMBER OF MINIMUM WEIGHTED CODES IN THE HAMMING CODE H-MATRIX'
[patent_app_type] => utility
[patent_app_number] => 13/564354
[patent_app_country] => US
[patent_app_date] => 2012-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3312
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13564354
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/564354 | Circuit and technique for reducing parity bit-widths for check bit and syndrome generation for data blocks through the use of additional check bits to increase the number of minimum weighted codes in the hamming code H-matrix | Jul 31, 2012 | Issued |
Array
(
[id] => 9029725
[patent_doc_number] => 08539323
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-09-17
[patent_title] => 'Encoding and decoding methods and apparatus for use in a wireless communication system'
[patent_app_type] => utility
[patent_app_number] => 13/537171
[patent_app_country] => US
[patent_app_date] => 2012-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 13246
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 24
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13537171
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/537171 | Encoding and decoding methods and apparatus for use in a wireless communication system | Jun 28, 2012 | Issued |
Array
(
[id] => 13175423
[patent_doc_number] => 10103839
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-16
[patent_title] => Processing and error concealment of digital signals
[patent_app_type] => utility
[patent_app_number] => 14/411612
[patent_app_country] => US
[patent_app_date] => 2012-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 38
[patent_no_of_words] => 15476
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 401
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14411612
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/411612 | Processing and error concealment of digital signals | Jun 27, 2012 | Issued |
Array
(
[id] => 10557639
[patent_doc_number] => 09281848
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-03-08
[patent_title] => 'Method for encoding data in bursts'
[patent_app_type] => utility
[patent_app_number] => 14/127721
[patent_app_country] => US
[patent_app_date] => 2012-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 5776
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14127721
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/127721 | Method for encoding data in bursts | Jun 20, 2012 | Issued |
Array
(
[id] => 8466954
[patent_doc_number] => 20120272122
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-10-25
[patent_title] => 'EFFICIENT RE-READ OPERATIONS IN ANALOG MEMORY CELL ARRAYS'
[patent_app_type] => utility
[patent_app_number] => 13/523421
[patent_app_country] => US
[patent_app_date] => 2012-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 7987
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13523421
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/523421 | Efficient re-read operations in analog memory cell arrays | Jun 13, 2012 | Issued |
Array
(
[id] => 9578944
[patent_doc_number] => 08769381
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-07-01
[patent_title] => 'Efficient re-read operations in analog memory cell arrays'
[patent_app_type] => utility
[patent_app_number] => 13/523352
[patent_app_country] => US
[patent_app_date] => 2012-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 7987
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13523352
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/523352 | Efficient re-read operations in analog memory cell arrays | Jun 13, 2012 | Issued |
Array
(
[id] => 10085279
[patent_doc_number] => 09122627
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-09-01
[patent_title] => 'Method for lock-free clustered erasure coding and recovery of data across a plurality of data stores in a network'
[patent_app_type] => utility
[patent_app_number] => 13/492330
[patent_app_country] => US
[patent_app_date] => 2012-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 24
[patent_no_of_words] => 10715
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13492330
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/492330 | Method for lock-free clustered erasure coding and recovery of data across a plurality of data stores in a network | Jun 7, 2012 | Issued |
Array
(
[id] => 8395703
[patent_doc_number] => 20120233527
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-09-13
[patent_title] => 'Methods and Systems for Rapid Error Location in Reed-Solomon Codes'
[patent_app_type] => utility
[patent_app_number] => 13/479641
[patent_app_country] => US
[patent_app_date] => 2012-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 22226
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13479641
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/479641 | Methods and Systems for Rapid Error Location in Reed-Solomon Codes | May 23, 2012 | Abandoned |
Array
(
[id] => 8804988
[patent_doc_number] => 08443272
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-05-14
[patent_title] => 'Methods, algorithms, software, circuits, receivers and systems for decoding convolutional code'
[patent_app_type] => utility
[patent_app_number] => 13/473165
[patent_app_country] => US
[patent_app_date] => 2012-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 11161
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13473165
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/473165 | Methods, algorithms, software, circuits, receivers and systems for decoding convolutional code | May 15, 2012 | Issued |
Array
(
[id] => 10188823
[patent_doc_number] => 09218243
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-12-22
[patent_title] => 'Memory system for error detection and correction coverage'
[patent_app_type] => utility
[patent_app_number] => 14/123510
[patent_app_country] => US
[patent_app_date] => 2012-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 8797
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14123510
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/123510 | Memory system for error detection and correction coverage | May 13, 2012 | Issued |