
Calvin Lee
Examiner (ID: 8645, Phone: (571)272-1896 , Office: P/2896 )
| Most Active Art Unit | 2896 |
| Art Unit(s) | 2892, 2818, 2896, 2815, 2825 |
| Total Applications | 2071 |
| Issued Applications | 1934 |
| Pending Applications | 11 |
| Abandoned Applications | 134 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17638245
[patent_doc_number] => 11348981
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-31
[patent_title] => Image light generation device and image display device
[patent_app_type] => utility
[patent_app_number] => 17/037636
[patent_app_country] => US
[patent_app_date] => 2020-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 8863
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 336
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17037636
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/037636 | Image light generation device and image display device | Sep 28, 2020 | Issued |
Array
(
[id] => 16578731
[patent_doc_number] => 20210013132
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-14
[patent_title] => Die Attach Methods and Semiconductor Devices Manufactured based on Such Methods
[patent_app_type] => utility
[patent_app_number] => 17/036271
[patent_app_country] => US
[patent_app_date] => 2020-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5170
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17036271
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/036271 | Die attach methods and semiconductor devices manufactured based on such methods | Sep 28, 2020 | Issued |
Array
(
[id] => 16560418
[patent_doc_number] => 20210005567
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-07
[patent_title] => CHIP PACKAGE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/029537
[patent_app_country] => US
[patent_app_date] => 2020-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7329
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17029537
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/029537 | Chip package structure | Sep 22, 2020 | Issued |
Array
(
[id] => 17638259
[patent_doc_number] => 11348995
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-31
[patent_title] => Capacitor structure, method of forming the same, semiconductor device including the capacitor structure and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/030152
[patent_app_country] => US
[patent_app_date] => 2020-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 32
[patent_no_of_words] => 9528
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17030152
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/030152 | Capacitor structure, method of forming the same, semiconductor device including the capacitor structure and method of manufacturing the same | Sep 22, 2020 | Issued |
Array
(
[id] => 18001137
[patent_doc_number] => 11502248
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-15
[patent_title] => Ferroelectric components and cross point array devices including the ferroelectric components
[patent_app_type] => utility
[patent_app_number] => 17/028813
[patent_app_country] => US
[patent_app_date] => 2020-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 10527
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17028813
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/028813 | Ferroelectric components and cross point array devices including the ferroelectric components | Sep 21, 2020 | Issued |
Array
(
[id] => 17486090
[patent_doc_number] => 20220093594
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-24
[patent_title] => FIELD-EFFECT TRANSISTORS (FET) CIRCUITS EMPLOYING TOPSIDE AND BACKSIDE CONTACTS FOR TOPSIDE AND BACKSIDE ROUTING OF FET POWER AND LOGIC SIGNALS, AND RELATED COMPLEMENTARY METAL OXIDE SEMICONDUCTOR (CMOS) CIRCUITS
[patent_app_type] => utility
[patent_app_number] => 17/025211
[patent_app_country] => US
[patent_app_date] => 2020-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13633
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -35
[patent_words_short_claim] => 245
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17025211
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/025211 | Field-effect transistors (FET) circuits employing topside and backside contacts for topside and backside routing of FET power and logic signals, and related complementary metal oxide semiconductor (CMOS) circuits | Sep 17, 2020 | Issued |
Array
(
[id] => 16545235
[patent_doc_number] => 20200411650
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-31
[patent_title] => ELECTROSTATIC CATALYSIS
[patent_app_type] => utility
[patent_app_number] => 17/019557
[patent_app_country] => US
[patent_app_date] => 2020-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4711
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17019557
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/019557 | Electrostatic catalysis | Sep 13, 2020 | Issued |
Array
(
[id] => 16545044
[patent_doc_number] => 20200411459
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-31
[patent_title] => 3D SEMICONDUCTOR DEVICE AND STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/019162
[patent_app_country] => US
[patent_app_date] => 2020-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8350
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17019162
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/019162 | 3D semiconductor device and structure | Sep 10, 2020 | Issued |
Array
(
[id] => 17668433
[patent_doc_number] => 11362138
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-14
[patent_title] => Devices and systems incorporating energy harvesting components/devices as autonomous energy sources and as energy supplementation, and methods for producing devices and systems incorporating energy harvesting components/devices
[patent_app_type] => utility
[patent_app_number] => 17/013839
[patent_app_country] => US
[patent_app_date] => 2020-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 18
[patent_no_of_words] => 11925
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 246
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17013839
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/013839 | Devices and systems incorporating energy harvesting components/devices as autonomous energy sources and as energy supplementation, and methods for producing devices and systems incorporating energy harvesting components/devices | Sep 6, 2020 | Issued |
Array
(
[id] => 17448648
[patent_doc_number] => 20220069153
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-03
[patent_title] => GERMANIUM-ON-SILICON AVALANCHE PHOTODETECTOR IN SILICON PHOTONICS PLATFORM, METHOD OF MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/011373
[patent_app_country] => US
[patent_app_date] => 2020-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10698
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17011373
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/011373 | Germanium-on-silicon avalanche photodetector in silicon photonics platform, method of making the same | Sep 2, 2020 | Issued |
Array
(
[id] => 16724106
[patent_doc_number] => 20210091253
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-25
[patent_title] => DISPLAY DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/009419
[patent_app_country] => US
[patent_app_date] => 2020-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8983
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17009419
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/009419 | DISPLAY DEVICE AND MANUFACTURING METHOD THEREOF | Aug 31, 2020 | Abandoned |
Array
(
[id] => 17683233
[patent_doc_number] => 11367494
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-21
[patent_title] => Memory structure with doping-induced leakage paths
[patent_app_type] => utility
[patent_app_number] => 17/007806
[patent_app_country] => US
[patent_app_date] => 2020-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6393
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17007806
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/007806 | Memory structure with doping-induced leakage paths | Aug 30, 2020 | Issued |
Array
(
[id] => 17424295
[patent_doc_number] => 11257756
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-02-22
[patent_title] => Antifuse structure
[patent_app_type] => utility
[patent_app_number] => 16/995842
[patent_app_country] => US
[patent_app_date] => 2020-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2718
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16995842
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/995842 | Antifuse structure | Aug 17, 2020 | Issued |
Array
(
[id] => 17638119
[patent_doc_number] => 11348853
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-31
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/992863
[patent_app_country] => US
[patent_app_date] => 2020-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 32
[patent_no_of_words] => 4589
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16992863
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/992863 | Semiconductor device | Aug 12, 2020 | Issued |
Array
(
[id] => 17224924
[patent_doc_number] => 11177434
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-16
[patent_title] => Chip package
[patent_app_type] => utility
[patent_app_number] => 16/991039
[patent_app_country] => US
[patent_app_date] => 2020-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 28
[patent_no_of_words] => 6519
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16991039
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/991039 | Chip package | Aug 11, 2020 | Issued |
Array
(
[id] => 18156254
[patent_doc_number] => 11569248
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-31
[patent_title] => Integrated circuit including eFuse cell
[patent_app_type] => utility
[patent_app_number] => 16/990995
[patent_app_country] => US
[patent_app_date] => 2020-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 16805
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16990995
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/990995 | Integrated circuit including eFuse cell | Aug 10, 2020 | Issued |
Array
(
[id] => 17410290
[patent_doc_number] => 11251188
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-15
[patent_title] => Semiconductor memory device and a method of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 16/990305
[patent_app_country] => US
[patent_app_date] => 2020-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 53
[patent_figures_cnt] => 53
[patent_no_of_words] => 9132
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16990305
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/990305 | Semiconductor memory device and a method of fabricating the same | Aug 10, 2020 | Issued |
Array
(
[id] => 17402982
[patent_doc_number] => 20220045073
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-10
[patent_title] => METHOD FOR PREPARING A MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/989238
[patent_app_country] => US
[patent_app_date] => 2020-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6908
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16989238
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/989238 | Method for preparing a memory device | Aug 9, 2020 | Issued |
Array
(
[id] => 17389428
[patent_doc_number] => 20220037280
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-03
[patent_title] => MULTI-LAYER SEMICONDUCTOR PACKAGE WITH STACKED PASSIVE COMPONENTS
[patent_app_type] => utility
[patent_app_number] => 16/941818
[patent_app_country] => US
[patent_app_date] => 2020-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4735
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16941818
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/941818 | Multi-layer semiconductor package with stacked passive components | Jul 28, 2020 | Issued |
Array
(
[id] => 16545347
[patent_doc_number] => 20200411762
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-31
[patent_title] => ACCESS DEVICES TO CORRELATED ELECTRON SWITCH
[patent_app_type] => utility
[patent_app_number] => 16/940163
[patent_app_country] => US
[patent_app_date] => 2020-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12898
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16940163
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/940163 | Access devices to correlated electron switch | Jul 26, 2020 | Issued |