Cam N Nguyen
Examiner (ID: 5643, Phone: (571)272-1357 , Office: P/1736 )
Most Active Art Unit | 1736 |
Art Unit(s) | 1736, 1793, 1754 |
Total Applications | 2328 |
Issued Applications | 1758 |
Pending Applications | 181 |
Abandoned Applications | 389 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 10472298
[patent_doc_number] => 20150357314
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-10
[patent_title] => 'DISCONTINUOUS PATTERNED BONDS FOR SEMICONDUCTOR DEVICES AND ASSOCIATED SYSTEMS AND METHODS'
[patent_app_type] => utility
[patent_app_number] => 14/738663
[patent_app_country] => US
[patent_app_date] => 2015-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3581
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14738663
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/738663 | Discontinuous patterned bonds for semiconductor devices and associated systems and methods | Jun 11, 2015 | Issued |
Array
(
[id] => 11339589
[patent_doc_number] => 20160365346
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-15
[patent_title] => 'SPACER CHAMFERING GATE STACK SCHEME'
[patent_app_type] => utility
[patent_app_number] => 14/735984
[patent_app_country] => US
[patent_app_date] => 2015-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7609
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14735984
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/735984 | Spacer chamfering gate stack scheme | Jun 9, 2015 | Issued |
Array
(
[id] => 10409964
[patent_doc_number] => 20150294973
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-15
[patent_title] => 'INTEGRATED CIRCUIT STRUCTURE WITH BULK SILICON FINFET'
[patent_app_type] => utility
[patent_app_number] => 14/734310
[patent_app_country] => US
[patent_app_date] => 2015-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4650
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14734310
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/734310 | Integrated circuit structure with bulk silicon FinFET | Jun 8, 2015 | Issued |
Array
(
[id] => 11339578
[patent_doc_number] => 20160365334
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-15
[patent_title] => 'PACKAGE-ON-PACKAGE ASSEMBLY AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/735127
[patent_app_country] => US
[patent_app_date] => 2015-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 3377
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14735127
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/735127 | PACKAGE-ON-PACKAGE ASSEMBLY AND METHOD FOR MANUFACTURING THE SAME | Jun 8, 2015 | Abandoned |
Array
(
[id] => 11239900
[patent_doc_number] => 09466547
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-10-11
[patent_title] => 'Passivation layer topography'
[patent_app_type] => utility
[patent_app_number] => 14/734600
[patent_app_country] => US
[patent_app_date] => 2015-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 5728
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14734600
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/734600 | Passivation layer topography | Jun 8, 2015 | Issued |
Array
(
[id] => 11214790
[patent_doc_number] => 09443830
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-09-13
[patent_title] => 'Printed circuits with embedded semiconductor dies'
[patent_app_type] => utility
[patent_app_number] => 14/734951
[patent_app_country] => US
[patent_app_date] => 2015-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 21
[patent_no_of_words] => 4503
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14734951
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/734951 | Printed circuits with embedded semiconductor dies | Jun 8, 2015 | Issued |
Array
(
[id] => 10583715
[patent_doc_number] => 09305841
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-04-05
[patent_title] => 'Method of patterning a feature of a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 14/733661
[patent_app_country] => US
[patent_app_date] => 2015-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 5402
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14733661
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/733661 | Method of patterning a feature of a semiconductor device | Jun 7, 2015 | Issued |
Array
(
[id] => 10440741
[patent_doc_number] => 20150325753
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-12
[patent_title] => 'METHOD FOR MANUFACTURING LED DIE'
[patent_app_type] => utility
[patent_app_number] => 14/698792
[patent_app_country] => US
[patent_app_date] => 2015-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1884
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14698792
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/698792 | Method for manufacturing LED die | Apr 27, 2015 | Issued |
Array
(
[id] => 10343819
[patent_doc_number] => 20150228824
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-13
[patent_title] => 'FORMATION OF METAL NANOSPHERES AND MICROSPHERES'
[patent_app_type] => utility
[patent_app_number] => 14/691326
[patent_app_country] => US
[patent_app_date] => 2015-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6699
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14691326
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/691326 | FORMATION OF METAL NANOSPHERES AND MICROSPHERES | Apr 19, 2015 | Abandoned |
Array
(
[id] => 10336658
[patent_doc_number] => 20150221662
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-06
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR PRODUCING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/689670
[patent_app_country] => US
[patent_app_date] => 2015-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 8891
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14689670
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/689670 | Semiconductor device and method for producing the same | Apr 16, 2015 | Issued |
Array
(
[id] => 10329155
[patent_doc_number] => 20150214159
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-30
[patent_title] => 'Interconnect Structure for Semiconductor Devices'
[patent_app_type] => utility
[patent_app_number] => 14/679833
[patent_app_country] => US
[patent_app_date] => 2015-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5282
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14679833
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/679833 | Interconnect structure for semiconductor devices | Apr 5, 2015 | Issued |
Array
(
[id] => 10391786
[patent_doc_number] => 20150276794
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-01
[patent_title] => 'METHOD FOR THE CORRECTION OF A MEASURED VALUE CURVE BY ELIMINATING PERIODICALLY OCCURRING MEASUREMENT ARTIFACTS, IN PARTICULAR IN A SOIL COMPACTOR'
[patent_app_type] => utility
[patent_app_number] => 14/667262
[patent_app_country] => US
[patent_app_date] => 2015-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4442
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14667262
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/667262 | Method for the correction of a measured value curve by eliminating periodically occurring measurement artifacts, in particular in a soil compactor | Mar 23, 2015 | Issued |
Array
(
[id] => 11180683
[patent_doc_number] => 09412678
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-08-09
[patent_title] => 'Structure and method for 3D IC package'
[patent_app_type] => utility
[patent_app_number] => 14/664057
[patent_app_country] => US
[patent_app_date] => 2015-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3577
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14664057
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/664057 | Structure and method for 3D IC package | Mar 19, 2015 | Issued |
Array
(
[id] => 13095339
[patent_doc_number] => 10067005
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-09-04
[patent_title] => Apparatus for estimating temperatures of vehicle
[patent_app_type] => utility
[patent_app_number] => 14/662945
[patent_app_country] => US
[patent_app_date] => 2015-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 6931
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 237
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14662945
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/662945 | Apparatus for estimating temperatures of vehicle | Mar 18, 2015 | Issued |
Array
(
[id] => 11178254
[patent_doc_number] => 09410239
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-08-09
[patent_title] => 'Sputtering target and method for manufacturing semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 14/658876
[patent_app_country] => US
[patent_app_date] => 2015-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 5638
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14658876
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/658876 | Sputtering target and method for manufacturing semiconductor device | Mar 15, 2015 | Issued |
Array
(
[id] => 11687526
[patent_doc_number] => 09685575
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-06-20
[patent_title] => 'Multiband double junction photodiode and related manufacturing process'
[patent_app_type] => utility
[patent_app_number] => 14/640663
[patent_app_country] => US
[patent_app_date] => 2015-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 9804
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14640663
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/640663 | Multiband double junction photodiode and related manufacturing process | Mar 5, 2015 | Issued |
Array
(
[id] => 13099277
[patent_doc_number] => 10068985
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-09-04
[patent_title] => Method for manufacturing semiconductor substrate, method for manufacturing semiconductor device, semiconductor substrate, and semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/300658
[patent_app_country] => US
[patent_app_date] => 2015-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3959
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15300658
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/300658 | Method for manufacturing semiconductor substrate, method for manufacturing semiconductor device, semiconductor substrate, and semiconductor device | Mar 4, 2015 | Issued |
Array
(
[id] => 11293805
[patent_doc_number] => 20160343737
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-11-24
[patent_title] => 'TFT SUBSTRATE STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 14/423126
[patent_app_country] => US
[patent_app_date] => 2015-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3838
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14423126
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/423126 | TFT substrate structure | Feb 7, 2015 | Issued |
Array
(
[id] => 11884008
[patent_doc_number] => 09755193
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-05
[patent_title] => 'Bank repair method, organic EL display device, and production method for same'
[patent_app_type] => utility
[patent_app_number] => 15/115763
[patent_app_country] => US
[patent_app_date] => 2015-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 39
[patent_no_of_words] => 13321
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15115763
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/115763 | Bank repair method, organic EL display device, and production method for same | Feb 5, 2015 | Issued |
Array
(
[id] => 11740485
[patent_doc_number] => 09705081
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-07-11
[patent_title] => 'Electric field control element for phonons'
[patent_app_type] => utility
[patent_app_number] => 15/115175
[patent_app_country] => US
[patent_app_date] => 2015-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 9504
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15115175
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/115175 | Electric field control element for phonons | Jan 29, 2015 | Issued |