Cam N Nguyen

Array ( [id] => 6041008 [patent_doc_number] => 20110203085 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-08-25 [patent_title] => 'TITANIUM-BASED HIGH-K DIELECTRIC FILMS' [patent_app_type] => utility [patent_app_number] => 13/100538 [patent_app_country] => US [patent_app_date] => 2011-05-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 14563 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0203/20110203085.pdf [firstpage_image] =>[orig_patent_app_number] => 13100538 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6047794 [patent_doc_number] => 20110207319 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-08-25 [patent_title] => 'METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 13/098735 [patent_app_country] => US [patent_app_date] => 2011-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 19450 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0207/20110207319.pdf [firstpage_image] =>[orig_patent_app_number] => 13098735 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8055101 [patent_doc_number] => 20120077295 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-03-29 [patent_title] => 'METHOD FOR DICING LED WAFER INTO MULTIPLE LED CHIPS' [patent_app_type] => utility [patent_app_number] => 13/095728 [patent_app_country] => US [patent_app_date] => 2011-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 1020 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0077/20120077295.pdf [firstpage_image] =>[orig_patent_app_number] => 13095728 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9038409 [patent_doc_number] => 20130241047 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-09-19 [patent_title] => 'POWER SEMICONDUCTOR MODULE AND POWER UNIT DEVICE' [patent_app_type] => utility [patent_app_number] => 13/989932 [patent_app_country] => US [patent_app_date] => 2011-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4119 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13989932 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6063349 [patent_doc_number] => 20110201136 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-08-18 [patent_title] => 'COMBINATORIAL EVALUATION OF DRY SEMICONDUCTOR PROCESSES' [patent_app_type] => utility [patent_app_number] => 13/095443 [patent_app_country] => US [patent_app_date] => 2011-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7927 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0201/20110201136.pdf [firstpage_image] =>[orig_patent_app_number] => 13095443 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8759930 [patent_doc_number] => 08420450 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-04-16 [patent_title] => 'Method of molding semiconductor package' [patent_app_type] => utility [patent_app_number] => 13/094216 [patent_app_country] => US [patent_app_date] => 2011-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 3311 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13094216 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6161254 [patent_doc_number] => 20110193149 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-08-11 [patent_title] => 'SILICON-ON-INSULATOR SUBSTRATE WITH BUILT-IN SUBSTRATE JUNCTION' [patent_app_type] => utility [patent_app_number] => 13/093034 [patent_app_country] => US [patent_app_date] => 2011-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4310 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0193/20110193149.pdf [firstpage_image] =>[orig_patent_app_number] => 13093034 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9286139 [patent_doc_number] => 08642468 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-02-04 [patent_title] => 'NMOS metal gate materials, manufacturing methods, and equipment using CVD and ALD processes with metal based precursors' [patent_app_type] => utility [patent_app_number] => 13/093710 [patent_app_country] => US [patent_app_date] => 2011-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 13108 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13093710 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7500697 [patent_doc_number] => 20110263080 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-10-27 [patent_title] => 'MANUFACTURING METHOD OF MICROCRYSTALLINE SEMICONDUCTOR FILM AND MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 13/093174 [patent_app_country] => US [patent_app_date] => 2011-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 13737 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0263/20110263080.pdf [firstpage_image] =>[orig_patent_app_number] => 13093174 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8299141 [patent_doc_number] => 20120181696 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-07-19 [patent_title] => 'PACKAGE CARRIER AND MANUFACTURING METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 13/090285 [patent_app_country] => US [patent_app_date] => 2011-04-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4755 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13090285 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10831240 [patent_doc_number] => 08859408 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-10-14 [patent_title] => 'Stabilized metal silicides in silicon-germanium regions of transistor elements' [patent_app_type] => utility [patent_app_number] => 13/086516 [patent_app_country] => US [patent_app_date] => 2011-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 7586 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13086516 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9269306 [patent_doc_number] => 20140024223 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2014-01-23 [patent_title] => 'Atomic Layer Deposition with Plasma Source' [patent_app_type] => utility [patent_app_number] => 14/009647 [patent_app_country] => US [patent_app_date] => 2011-04-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7414 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14009647 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5959104 [patent_doc_number] => 20110183491 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-07-28 [patent_title] => 'SEMICONDUCTOR STRUCTURE AND METHOD OF MANUFACTURING SAME' [patent_app_type] => utility [patent_app_number] => 13/080326 [patent_app_country] => US [patent_app_date] => 2011-04-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 2775 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0183/20110183491.pdf [firstpage_image] =>[orig_patent_app_number] => 13080326 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8469659 [patent_doc_number] => 08298837 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-10-30 [patent_title] => 'System and method for increasing productivity of organic light emitting diode material screening' [patent_app_type] => utility [patent_app_number] => 13/072083 [patent_app_country] => US [patent_app_date] => 2011-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 50 [patent_no_of_words] => 11358 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13072083 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7477588 [patent_doc_number] => 20110232055 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-09-29 [patent_title] => 'METHOD OF MANUFACTURING ELECTROLYTIC CAPACITOR' [patent_app_type] => utility [patent_app_number] => 13/071734 [patent_app_country] => US [patent_app_date] => 2011-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4726 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0232/20110232055.pdf [firstpage_image] =>[orig_patent_app_number] => 13071734 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8417198 [patent_doc_number] => 20120244698 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-09-27 [patent_title] => 'METHODS FOR FORMING COPPER DIFFUSION BARRIERS FOR SEMICONDUCTOR INTERCONNECT STRUCTURES' [patent_app_type] => utility [patent_app_number] => 13/072502 [patent_app_country] => US [patent_app_date] => 2011-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3653 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13072502 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8064729 [patent_doc_number] => 20110244660 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-10-06 [patent_title] => 'MANUFACTURING METHOD OF SEMICONDUCTOR SUBSTRATE AND MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 13/072150 [patent_app_country] => US [patent_app_date] => 2011-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 9687 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0244/20110244660.pdf [firstpage_image] =>[orig_patent_app_number] => 13072150 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8064773 [patent_doc_number] => 20110244639 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-10-06 [patent_title] => 'METHOD FOR MANUFACTURING A PATTERN FORMED BODY, METHOD FOR MANUFACTURING A FUNCTIONAL ELEMENT, AND METHOD FOR MANUFACTURING A SEMICONDUCTOR ELEMENT' [patent_app_type] => utility [patent_app_number] => 13/071715 [patent_app_country] => US [patent_app_date] => 2011-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 15639 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0244/20110244639.pdf [firstpage_image] =>[orig_patent_app_number] => 13071715 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8340655 [patent_doc_number] => 08242578 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-08-14 [patent_title] => 'Anti-fuse device structure and electroplating circuit structure and method' [patent_app_type] => utility [patent_app_number] => 13/072023 [patent_app_country] => US [patent_app_date] => 2011-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 22 [patent_no_of_words] => 11307 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13072023 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7489023 [patent_doc_number] => 20110237043 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-09-29 [patent_title] => 'METHOD FOR MANUFACTURING CAPACITOR OF SEMICONDUCTOR DEVICE AND CAPACITOR OF SEMICONDUCTOR DEVICE MANUFACTURED THEREBY' [patent_app_type] => utility [patent_app_number] => 13/071927 [patent_app_country] => US [patent_app_date] => 2011-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 8604 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0237/20110237043.pdf [firstpage_image] =>[orig_patent_app_number] => 13071927 [rel_patent_id] =>[rel_patent_doc_number] =>)