| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 18137370
[patent_doc_number] => 11563059
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-24
[patent_title] => Display substrate having auxiliary electrode layer electrically connected to first electrode display apparatus, and method of fabricating display substrate
[patent_app_type] => utility
[patent_app_number] => 16/330561
[patent_app_country] => US
[patent_app_date] => 2018-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 16
[patent_no_of_words] => 8111
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16330561
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/330561 | Display substrate having auxiliary electrode layer electrically connected to first electrode display apparatus, and method of fabricating display substrate | Jul 26, 2018 | Issued |
Array
(
[id] => 13582119
[patent_doc_number] => 20180342608
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-29
[patent_title] => Power MOSFET Having Improved Manufacturability, Low On-Resistance and High Breakdown Voltage
[patent_app_type] => utility
[patent_app_number] => 16/035566
[patent_app_country] => US
[patent_app_date] => 2018-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6232
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16035566
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/035566 | Power MOSFET Having Improved Manufacturability, Low On-Resistance and High Breakdown Voltage | Jul 12, 2018 | Abandoned |
Array
(
[id] => 13471029
[patent_doc_number] => 20180287057
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-04
[patent_title] => Resistive Memory Cell With Sloped Bottom Electrode
[patent_app_type] => utility
[patent_app_number] => 16/001332
[patent_app_country] => US
[patent_app_date] => 2018-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8015
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16001332
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/001332 | Resistive Memory Cell With Sloped Bottom Electrode | Jun 5, 2018 | Abandoned |
Array
(
[id] => 15154347
[patent_doc_number] => 20190355651
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-21
[patent_title] => TWO SIDED BONDABLE LEAD FRAME
[patent_app_type] => utility
[patent_app_number] => 15/985380
[patent_app_country] => US
[patent_app_date] => 2018-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2878
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 26
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15985380
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/985380 | TWO SIDED BONDABLE LEAD FRAME | May 20, 2018 | Abandoned |
Array
(
[id] => 13878859
[patent_doc_number] => 20190035770
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-31
[patent_title] => SEMICONDUCTOR DEVICE AND SEMICONDUCTOR ELEMENT
[patent_app_type] => utility
[patent_app_number] => 15/984481
[patent_app_country] => US
[patent_app_date] => 2018-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9968
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15984481
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/984481 | Semiconductor device and semiconductor element with improved yield | May 20, 2018 | Issued |
Array
(
[id] => 15154341
[patent_doc_number] => 20190355648
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-21
[patent_title] => SEMICONDUCTOR POWER DEVICE INCLUDING RING FRAME FOR THERMAL IMPEDANCE REDUCTION
[patent_app_type] => utility
[patent_app_number] => 15/984271
[patent_app_country] => US
[patent_app_date] => 2018-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8447
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15984271
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/984271 | Semiconductor power device including ring frame for thermal impedance reduction | May 17, 2018 | Issued |
Array
(
[id] => 15154345
[patent_doc_number] => 20190355650
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-21
[patent_title] => SEMICONDUCTOR PACKAGE WITH CONTINUOUS LEAD FRAME
[patent_app_type] => utility
[patent_app_number] => 15/984232
[patent_app_country] => US
[patent_app_date] => 2018-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6358
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15984232
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/984232 | SEMICONDUCTOR PACKAGE WITH CONTINUOUS LEAD FRAME | May 17, 2018 | Abandoned |
Array
(
[id] => 15922007
[patent_doc_number] => 10658251
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-19
[patent_title] => Process of forming semiconductor substrate by use of normalized reflectivity
[patent_app_type] => utility
[patent_app_number] => 15/982125
[patent_app_country] => US
[patent_app_date] => 2018-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 4785
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15982125
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/982125 | Process of forming semiconductor substrate by use of normalized reflectivity | May 16, 2018 | Issued |
Array
(
[id] => 16383042
[patent_doc_number] => 10807863
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-20
[patent_title] => Method for manufacturing micromechanical structures in a device wafer
[patent_app_type] => utility
[patent_app_number] => 15/981327
[patent_app_country] => US
[patent_app_date] => 2018-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 8521
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 315
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15981327
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/981327 | Method for manufacturing micromechanical structures in a device wafer | May 15, 2018 | Issued |
Array
(
[id] => 14769195
[patent_doc_number] => 10395999
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-08-27
[patent_title] => Method for monitoring fin removal
[patent_app_type] => utility
[patent_app_number] => 15/981053
[patent_app_country] => US
[patent_app_date] => 2018-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 4152
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15981053
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/981053 | Method for monitoring fin removal | May 15, 2018 | Issued |
Array
(
[id] => 17174395
[patent_doc_number] => 20210328066
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-21
[patent_title] => THIN FILM TRANSISTOR, DISPLAY SUBSTRATE, DISPLAY PANEL, AND METHOD OF FABRICATING A THIN FILM TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 16/330860
[patent_app_country] => US
[patent_app_date] => 2018-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9576
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16330860
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/330860 | THIN FILM TRANSISTOR, DISPLAY SUBSTRATE, DISPLAY PANEL, AND METHOD OF FABRICATING A THIN FILM TRANSISTOR | May 2, 2018 | Abandoned |
Array
(
[id] => 13485295
[patent_doc_number] => 20180294190
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-11
[patent_title] => LASER PROCESSING METHOD OF WAFER
[patent_app_type] => utility
[patent_app_number] => 15/944493
[patent_app_country] => US
[patent_app_date] => 2018-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4438
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -1
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15944493
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/944493 | Laser processing method of wafer using plural laser beams | Apr 2, 2018 | Issued |
Array
(
[id] => 15427685
[patent_doc_number] => 10546782
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-28
[patent_title] => Method of processing workpiece using cutting fluid
[patent_app_type] => utility
[patent_app_number] => 15/942682
[patent_app_country] => US
[patent_app_date] => 2018-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 5222
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15942682
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/942682 | Method of processing workpiece using cutting fluid | Apr 1, 2018 | Issued |
Array
(
[id] => 15315383
[patent_doc_number] => 10522405
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-31
[patent_title] => Method of processing workpiece including cutting step that uses cutting fluid with organic acid and oxidizing agent to reduce ductility of layered bodies containing metal
[patent_app_type] => utility
[patent_app_number] => 15/941131
[patent_app_country] => US
[patent_app_date] => 2018-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 4521
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15941131
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/941131 | Method of processing workpiece including cutting step that uses cutting fluid with organic acid and oxidizing agent to reduce ductility of layered bodies containing metal | Mar 29, 2018 | Issued |
Array
(
[id] => 13470333
[patent_doc_number] => 20180286709
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-04
[patent_title] => PLATE-SHAPED WORKPIECE PROCESSING METHOD
[patent_app_type] => utility
[patent_app_number] => 15/940468
[patent_app_country] => US
[patent_app_date] => 2018-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3911
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -2
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15940468
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/940468 | Plate-shaped workpiece processing method including first and second cutting steps, where the second step includes use of a cutting fluid containing an organic acid and an oxidizing agent | Mar 28, 2018 | Issued |
Array
(
[id] => 13470331
[patent_doc_number] => 20180286708
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-04
[patent_title] => PLATE-SHAPED WORKPIECE PROCESSING METHOD
[patent_app_type] => utility
[patent_app_number] => 15/940411
[patent_app_country] => US
[patent_app_date] => 2018-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4347
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -2
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15940411
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/940411 | Plate-shaped workpiece processing method | Mar 28, 2018 | Issued |
Array
(
[id] => 13470385
[patent_doc_number] => 20180286735
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-04
[patent_title] => Carrier Arrangement and Method for Processing a Carrier
[patent_app_type] => utility
[patent_app_number] => 15/939921
[patent_app_country] => US
[patent_app_date] => 2018-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9811
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 21
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15939921
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/939921 | Carrier arrangement and method for processing a carrier by generating a crack structure | Mar 28, 2018 | Issued |
Array
(
[id] => 13335009
[patent_doc_number] => 20180219042
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-02
[patent_title] => PIXEL HAVING TWO SEMICONDUCTOR LAYERS, IMAGE SENSOR INCLUDING THE PIXEL, AND IMAGE PROCESSING SYSTEM INCLUDING THE IMAGE SENSOR
[patent_app_type] => utility
[patent_app_number] => 15/937632
[patent_app_country] => US
[patent_app_date] => 2018-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6205
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15937632
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/937632 | Pixel having two semiconductor layers, image sensor including the pixel, and image processing system including the image sensor | Mar 26, 2018 | Issued |
Array
(
[id] => 15746097
[patent_doc_number] => 20200111938
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-09
[patent_title] => Method for Producing a Plurality of Radiation-Emitting Semiconductor Devices and Radiation-Emitting Semiconductor Device
[patent_app_type] => utility
[patent_app_number] => 16/500946
[patent_app_country] => US
[patent_app_date] => 2018-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5150
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16500946
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/500946 | Method for producing a plurality of radiation-emitting semiconductor devices with a screen for a screen printing process | Mar 20, 2018 | Issued |
Array
(
[id] => 16410185
[patent_doc_number] => 10818754
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-27
[patent_title] => Semiconductor device with silicided source/drain region
[patent_app_type] => utility
[patent_app_number] => 15/913414
[patent_app_country] => US
[patent_app_date] => 2018-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 3510
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15913414
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/913414 | Semiconductor device with silicided source/drain region | Mar 5, 2018 | Issued |