Candice Chan

Array ( [id] => 4610274 [patent_doc_number] => 07994533 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-08-09 [patent_title] => 'LED lamp' [patent_app_type] => utility [patent_app_number] => 12/238414 [patent_app_country] => US [patent_app_date] => 2008-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1955 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 175 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/994/07994533.pdf [firstpage_image] =>[orig_patent_app_number] => 12238414 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5505799 [patent_doc_number] => 20090079006 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-03-26 [patent_title] => 'SEMICONDUCTOR APPARATUS' [patent_app_type] => utility [patent_app_number] => 12/236954 [patent_app_country] => US [patent_app_date] => 2008-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3650 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0079/20090079006.pdf [firstpage_image] =>[orig_patent_app_number] => 12236954 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6352566 [patent_doc_number] => 20100072579 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-03-25 [patent_title] => 'Through Substrate Conductors' [patent_app_type] => utility [patent_app_number] => 12/236164 [patent_app_country] => US [patent_app_date] => 2008-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 31 [patent_figures_cnt] => 31 [patent_no_of_words] => 6303 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0072/20100072579.pdf [firstpage_image] =>[orig_patent_app_number] => 12236164 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5483237 [patent_doc_number] => 20090273002 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-11-05 [patent_title] => 'LED Package Structure and Fabrication Method' [patent_app_type] => utility [patent_app_number] => 12/235193 [patent_app_country] => US [patent_app_date] => 2008-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4765 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0273/20090273002.pdf [firstpage_image] =>[orig_patent_app_number] => 12235193 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4879483 [patent_doc_number] => 20080152866 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-06-26 [patent_title] => 'Dual Damascene Structure' [patent_app_type] => utility [patent_app_number] => 12/043563 [patent_app_country] => US [patent_app_date] => 2008-03-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 6960 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0152/20080152866.pdf [firstpage_image] =>[orig_patent_app_number] => 12043563 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9100144 [patent_doc_number] => 08564023 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-10-22 [patent_title] => 'Integrated circuit with MOSFET fuse element' [patent_app_type] => utility [patent_app_number] => 12/043914 [patent_app_country] => US [patent_app_date] => 2008-03-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 4631 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 215 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12043914 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4695444 [patent_doc_number] => 20080217628 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-09-11 [patent_title] => 'LIGHT EMITTING DEVICE' [patent_app_type] => utility [patent_app_number] => 12/042934 [patent_app_country] => US [patent_app_date] => 2008-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4377 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0217/20080217628.pdf [firstpage_image] =>[orig_patent_app_number] => 12042934 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4674659 [patent_doc_number] => 20080212287 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-09-04 [patent_title] => 'SEMICONDUCTOR PACKAGE STRUCTURE WITH BURIED ELECTRONIC DEVICE AND MANUFACTURING METHOD THEROF' [patent_app_type] => utility [patent_app_number] => 12/040634 [patent_app_country] => US [patent_app_date] => 2008-02-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2546 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0212/20080212287.pdf [firstpage_image] =>[orig_patent_app_number] => 12040634 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5536758 [patent_doc_number] => 20090218563 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-09-03 [patent_title] => 'NOVEL FABRICATION OF SEMICONDUCTOR QUANTUM WELL HETEROSTRUCTURE DEVICES' [patent_app_type] => utility [patent_app_number] => 12/039594 [patent_app_country] => US [patent_app_date] => 2008-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4061 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0218/20090218563.pdf [firstpage_image] =>[orig_patent_app_number] => 12039594 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5275443 [patent_doc_number] => 20090127575 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-05-21 [patent_title] => 'Light-Emitting Diode Chip With High Light Extraction And Method For Manufacturing The Same' [patent_app_type] => utility [patent_app_number] => 12/039563 [patent_app_country] => US [patent_app_date] => 2008-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4231 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0127/20090127575.pdf [firstpage_image] =>[orig_patent_app_number] => 12039563 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5512134 [patent_doc_number] => 20090212438 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-08-27 [patent_title] => 'INTEGRATED CIRCUIT DEVICE COMPRISING CONDUCTIVE VIAS AND METHOD OF MAKING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/037403 [patent_app_country] => US [patent_app_date] => 2008-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 8129 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0212/20090212438.pdf [firstpage_image] =>[orig_patent_app_number] => 12037403 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8528324 [patent_doc_number] => 08304898 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-11-06 [patent_title] => 'Integrated circuit package system with overhang film' [patent_app_type] => utility [patent_app_number] => 12/037343 [patent_app_country] => US [patent_app_date] => 2008-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 3645 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12037343 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 11239931 [patent_doc_number] => 09466577 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2016-10-11 [patent_title] => 'Semiconductor interconnect structure with stacked vias separated by signal line and method therefor' [patent_app_type] => utility [patent_app_number] => 12/035843 [patent_app_country] => US [patent_app_date] => 2008-02-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3906 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12035843 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4859724 [patent_doc_number] => 20080268574 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-30 [patent_title] => 'HERMETIC SEAL AND RELIABLE BONDING STRUCTURES FOR 3D APPLICATIONS' [patent_app_type] => utility [patent_app_number] => 12/035053 [patent_app_country] => US [patent_app_date] => 2008-02-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4108 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0268/20080268574.pdf [firstpage_image] =>[orig_patent_app_number] => 12035053 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5526976 [patent_doc_number] => 20090197053 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-08-06 [patent_title] => 'METHOD AND APPARATUS FOR BONDED SUBSTRATES' [patent_app_type] => utility [patent_app_number] => 12/025514 [patent_app_country] => US [patent_app_date] => 2008-02-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 7034 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0197/20090197053.pdf [firstpage_image] =>[orig_patent_app_number] => 12025514 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4679855 [patent_doc_number] => 20080246081 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-09 [patent_title] => 'Self-Aligned Trench MOSFET and Method of Manufacture' [patent_app_type] => utility [patent_app_number] => 12/015723 [patent_app_country] => US [patent_app_date] => 2008-01-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 3275 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0246/20080246081.pdf [firstpage_image] =>[orig_patent_app_number] => 12015723 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5407346 [patent_doc_number] => 20090121244 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-05-14 [patent_title] => 'LED packaging structure and production method thereof' [patent_app_type] => utility [patent_app_number] => 11/936824 [patent_app_country] => US [patent_app_date] => 2007-11-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 1530 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0121/20090121244.pdf [firstpage_image] =>[orig_patent_app_number] => 11936824 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5327920 [patent_doc_number] => 20090108397 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-04-30 [patent_title] => 'THIN FILM DEVICE WITH LAYER ISOLATION STRUCTURE' [patent_app_type] => utility [patent_app_number] => 11/932653 [patent_app_country] => US [patent_app_date] => 2007-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 5757 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0108/20090108397.pdf [firstpage_image] =>[orig_patent_app_number] => 11932653 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5327772 [patent_doc_number] => 20090108249 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-04-30 [patent_title] => 'Phase Change Memory with Diodes Embedded in Substrate' [patent_app_type] => utility [patent_app_number] => 11/932574 [patent_app_country] => US [patent_app_date] => 2007-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 3962 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0108/20090108249.pdf [firstpage_image] =>[orig_patent_app_number] => 11932574 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4731362 [patent_doc_number] => 20080048340 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-02-28 [patent_title] => 'SEMICONDUCTOR DEVICE HAVING FINE PATTERN WIRING LINES INTEGRALLY FORMED WITH CONTACT PLUG AND METHOD OF MANUFACTURING SAME' [patent_app_type] => utility [patent_app_number] => 11/928034 [patent_app_country] => US [patent_app_date] => 2007-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 8255 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0048/20080048340.pdf [firstpage_image] =>[orig_patent_app_number] => 11928034 [rel_patent_id] =>[rel_patent_doc_number] =>)