
Candice Chan
Examiner (ID: 15581, Phone: (571)272-9013 , Office: P/2813 )
| Most Active Art Unit | 2813 |
| Art Unit(s) | 2813 |
| Total Applications | 742 |
| Issued Applications | 487 |
| Pending Applications | 88 |
| Abandoned Applications | 187 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18743571
[patent_doc_number] => 20230352559
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-02
[patent_title] => SEMICONDUCTOR DEVICE AND METHODS OF FORMATION
[patent_app_type] => utility
[patent_app_number] => 17/661130
[patent_app_country] => US
[patent_app_date] => 2022-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21526
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17661130
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/661130 | Forming a dummy gate structure | Apr 27, 2022 | Issued |
Array
(
[id] => 19364216
[patent_doc_number] => 20240266250
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-08
[patent_title] => CLAMPING ELEMENT AND METHOD FOR PRODUCING A POWER SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/564532
[patent_app_country] => US
[patent_app_date] => 2022-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5628
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18564532
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/564532 | Clamping element and method for producing a power semiconductor device | Apr 19, 2022 | Issued |
Array
(
[id] => 18696486
[patent_doc_number] => 20230326925
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-12
[patent_title] => MONOLITHIC COMPLEMENTARY FIELD-EFFECT TRANSISTORS HAVING CARBON-DOPED RELEASE LAYERS
[patent_app_type] => utility
[patent_app_number] => 17/715331
[patent_app_country] => US
[patent_app_date] => 2022-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6321
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17715331
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/715331 | Monolithic complementary field-effect transistors having carbon-doped release layers | Apr 6, 2022 | Issued |
Array
(
[id] => 20126053
[patent_doc_number] => 20250241084
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-24
[patent_title] => METHOD OF MANUFACTURING AN OPTOELECTRONIC OR PHOTOVOLTAIC DEVICE, AND DEVICE PRODUCED BY THIS METHOD
[patent_app_type] => utility
[patent_app_number] => 18/287456
[patent_app_country] => US
[patent_app_date] => 2022-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18287456
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/287456 | METHOD OF MANUFACTURING AN OPTOELECTRONIC OR PHOTOVOLTAIC DEVICE, AND DEVICE PRODUCED BY THIS METHOD | Apr 3, 2022 | Pending |
Array
(
[id] => 19515886
[patent_doc_number] => 20240347572
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-17
[patent_title] => PHOTODETECTOR AND ELECTRONIC APPARATUS
[patent_app_type] => utility
[patent_app_number] => 18/682296
[patent_app_country] => US
[patent_app_date] => 2022-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 24903
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18682296
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/682296 | PHOTODETECTOR AND ELECTRONIC APPARATUS | Mar 23, 2022 | Pending |
Array
(
[id] => 17708608
[patent_doc_number] => 20220208616
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-30
[patent_title] => METHODS OF MANUFACTURING SEMICONDUCTOR DEVICES BY ETCHING ACTIVE FINS USING ETCHING MASKS
[patent_app_type] => utility
[patent_app_number] => 17/698487
[patent_app_country] => US
[patent_app_date] => 2022-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15630
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17698487
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/698487 | Methods of manufacturing semiconductor devices by etching active fins using etching masks | Mar 17, 2022 | Issued |
Array
(
[id] => 18615804
[patent_doc_number] => 20230282543
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-07
[patent_title] => METAL MATRIX COMPOSITE LAYERS HAVING GRADED FILLER CONTENT FOR HEAT DISSIPATION FROM INTEGRATED CIRCUIT DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/685063
[patent_app_country] => US
[patent_app_date] => 2022-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7753
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17685063
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/685063 | Metal matrix composite layers having graded filler content for heat dissipation from integrated circuit devices | Mar 1, 2022 | Issued |
Array
(
[id] => 17615420
[patent_doc_number] => 20220157700
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-19
[patent_title] => TWO SIDED BONDABLE LEAD FRAME
[patent_app_type] => utility
[patent_app_number] => 17/590663
[patent_app_country] => US
[patent_app_date] => 2022-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2905
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17590663
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/590663 | TWO SIDED BONDABLE LEAD FRAME | Jan 31, 2022 | Pending |
Array
(
[id] => 19007710
[patent_doc_number] => 20240071781
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-29
[patent_title] => METHOD FOR SEALING ELECTRONIC COMPONENT MOUNTING SUBSTRATE, AND HEAT-CURABLE SHEET
[patent_app_type] => utility
[patent_app_number] => 18/263552
[patent_app_country] => US
[patent_app_date] => 2022-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9523
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18263552
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/263552 | METHOD FOR SEALING ELECTRONIC COMPONENT MOUNTING SUBSTRATE, AND HEAT-CURABLE SHEET | Jan 26, 2022 | Pending |
Array
(
[id] => 18112861
[patent_doc_number] => 20230005741
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-05
[patent_title] => THIN-FILM DEPOSITION METHOD AND SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/648448
[patent_app_country] => US
[patent_app_date] => 2022-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3847
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17648448
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/648448 | THIN-FILM DEPOSITION METHOD AND SEMICONDUCTOR DEVICE | Jan 19, 2022 | Pending |
Array
(
[id] => 17752889
[patent_doc_number] => 20220231094
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-21
[patent_title] => Transparent OLED Device
[patent_app_type] => utility
[patent_app_number] => 17/579084
[patent_app_country] => US
[patent_app_date] => 2022-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10456
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17579084
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/579084 | Transparent OLED Device | Jan 18, 2022 | Abandoned |
Array
(
[id] => 18148498
[patent_doc_number] => 20230022355
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-26
[patent_title] => SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/647741
[patent_app_country] => US
[patent_app_date] => 2022-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3323
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17647741
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/647741 | SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF | Jan 11, 2022 | Abandoned |
Array
(
[id] => 18168606
[patent_doc_number] => 20230035216
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-02
[patent_title] => THREE-DIMENSIONAL ARTIFICIAL NEURAL NETWORK ACCELERATOR AND METHODS OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/569869
[patent_app_country] => US
[patent_app_date] => 2022-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8594
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17569869
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/569869 | THREE-DIMENSIONAL ARTIFICIAL NEURAL NETWORK ACCELERATOR AND METHODS OF FORMING THE SAME | Jan 5, 2022 | Pending |
Array
(
[id] => 18020384
[patent_doc_number] => 20220371883
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-24
[patent_title] => METHOD FOR PREPARING A MEMS MICRO MIRROR WITH ELCTRODES ON BOTH SIDES
[patent_app_type] => utility
[patent_app_number] => 17/560164
[patent_app_country] => US
[patent_app_date] => 2021-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8150
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 401
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17560164
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/560164 | Method for preparing a MEMS micro mirror with electrodes on both sides | Dec 21, 2021 | Issued |
Array
(
[id] => 19926201
[patent_doc_number] => 12300494
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-13
[patent_title] => Ion implantation process to form punch through stopper
[patent_app_type] => utility
[patent_app_number] => 17/548002
[patent_app_country] => US
[patent_app_date] => 2021-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 0
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17548002
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/548002 | Ion implantation process to form punch through stopper | Dec 9, 2021 | Issued |
Array
(
[id] => 18366215
[patent_doc_number] => 20230147806
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-11
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/545996
[patent_app_country] => US
[patent_app_date] => 2021-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4117
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17545996
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/545996 | Semiconductor structure including insulating vacancy for improving operation performance and method of fabricating the same | Dec 7, 2021 | Issued |
Array
(
[id] => 19213681
[patent_doc_number] => 12002753
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-04
[patent_title] => Electronic fuse with passive two-terminal phase change material and method of fabrication
[patent_app_type] => utility
[patent_app_number] => 17/545260
[patent_app_country] => US
[patent_app_date] => 2021-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 25
[patent_no_of_words] => 5292
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17545260
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/545260 | Electronic fuse with passive two-terminal phase change material and method of fabrication | Dec 7, 2021 | Issued |
Array
(
[id] => 18882823
[patent_doc_number] => 20240006192
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-04
[patent_title] => METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/255367
[patent_app_country] => US
[patent_app_date] => 2021-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8653
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18255367
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/255367 | Method for manufacturing semiconductor device | Dec 2, 2021 | Issued |
Array
(
[id] => 17645281
[patent_doc_number] => 20220173020
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-02
[patent_title] => AN ELECTRICAL CONNECTION STRUCTURE AND AN ELECTRONIC DEVICE INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/539255
[patent_app_country] => US
[patent_app_date] => 2021-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3432
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17539255
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/539255 | AN ELECTRICAL CONNECTION STRUCTURE AND AN ELECTRONIC DEVICE INCLUDING THE SAME | Nov 30, 2021 | Pending |
Array
(
[id] => 17477613
[patent_doc_number] => 20220085117
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-17
[patent_title] => LIGHT EMITTING DISPLAY DEVICE INCLUDING CONDUCTIVITY IMPROVEMENT LAYER
[patent_app_type] => utility
[patent_app_number] => 17/536964
[patent_app_country] => US
[patent_app_date] => 2021-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15735
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17536964
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/536964 | Light emitting display device including conductivity improvement layer | Nov 28, 2021 | Issued |