Carl W. Whitehead Jr.

Array ( [id] => 3787934 [patent_doc_number] => 05821556 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-13 [patent_title] => 'Superconductive junction' [patent_app_type] => 1 [patent_app_number] => 8/714115 [patent_app_country] => US [patent_app_date] => 1996-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 14 [patent_no_of_words] => 4571 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/821/05821556.pdf [firstpage_image] =>[orig_patent_app_number] => 714115 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3895877 [patent_doc_number] => 05834805 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-10 [patent_title] => 'Dynamic random access memory circuit array and memory cell' [patent_app_type] => 1 [patent_app_number] => 8/717015 [patent_app_country] => US [patent_app_date] => 1996-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 20 [patent_no_of_words] => 2654 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/834/05834805.pdf [firstpage_image] =>[orig_patent_app_number] => 717015 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3989714 [patent_doc_number] => 05959329 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-28 [patent_title] => 'Insulating oxide film formed by high-temperature wet oxidation' [patent_app_type] => 1 [patent_app_number] => 8/718197 [patent_app_country] => US [patent_app_date] => 1996-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 20 [patent_no_of_words] => 8657 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 218 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/959/05959329.pdf [firstpage_image] =>[orig_patent_app_number] => 718197 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3821356 [patent_doc_number] => 05770883 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-23 [patent_title] => 'Semiconductor sensor with a built-in amplification circuit' [patent_app_type] => 1 [patent_app_number] => 8/715731 [patent_app_country] => US [patent_app_date] => 1996-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 29 [patent_no_of_words] => 9240 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/770/05770883.pdf [firstpage_image] =>[orig_patent_app_number] => 715731 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3780212 [patent_doc_number] => 05808340 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-15 [patent_title] => 'Short channel self aligned VMOS field effect transistor' [patent_app_type] => 1 [patent_app_number] => 8/714317 [patent_app_country] => US [patent_app_date] => 1996-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 22 [patent_no_of_words] => 4196 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 331 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/808/05808340.pdf [firstpage_image] =>[orig_patent_app_number] => 714317 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4049462 [patent_doc_number] => 05912508 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-15 [patent_title] => 'Metal-semiconductor contact formed using nitrogen plasma' [patent_app_type] => 1 [patent_app_number] => 8/715140 [patent_app_country] => US [patent_app_date] => 1996-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 1783 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/912/05912508.pdf [firstpage_image] =>[orig_patent_app_number] => 715140 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3857348 [patent_doc_number] => 05767543 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-16 [patent_title] => 'Ferroelectric semiconductor device having a layered ferroelectric structure' [patent_app_type] => 1 [patent_app_number] => 8/714715 [patent_app_country] => US [patent_app_date] => 1996-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2421 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/767/05767543.pdf [firstpage_image] =>[orig_patent_app_number] => 714715 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3727716 [patent_doc_number] => 05682054 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-10-28 [patent_title] => 'Rectifying transfer gate device' [patent_app_type] => 1 [patent_app_number] => 8/705980 [patent_app_country] => US [patent_app_date] => 1996-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 5292 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/682/05682054.pdf [firstpage_image] =>[orig_patent_app_number] => 705980 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3710588 [patent_doc_number] => 05654569 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-08-05 [patent_title] => 'Retarded double diffused drain device structure' [patent_app_type] => 1 [patent_app_number] => 8/705649 [patent_app_country] => US [patent_app_date] => 1996-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 2362 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/654/05654569.pdf [firstpage_image] =>[orig_patent_app_number] => 705649 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3892775 [patent_doc_number] => 05723878 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-03 [patent_title] => 'Active matrix liquid crystal panel having thin film transistors' [patent_app_type] => 1 [patent_app_number] => 8/702949 [patent_app_country] => US [patent_app_date] => 1996-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 8085 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 257 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/723/05723878.pdf [firstpage_image] =>[orig_patent_app_number] => 702949 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3799743 [patent_doc_number] => 05780921 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-14 [patent_title] => 'Bipolar transistor constant voltage source circuit' [patent_app_type] => 1 [patent_app_number] => 8/703405 [patent_app_country] => US [patent_app_date] => 1996-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4474 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/780/05780921.pdf [firstpage_image] =>[orig_patent_app_number] => 703405 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3882654 [patent_doc_number] => 05804857 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-08 [patent_title] => 'Semiconductor device with element window defined by closed loop conductor' [patent_app_type] => 1 [patent_app_number] => 8/699995 [patent_app_country] => US [patent_app_date] => 1996-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 5064 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/804/05804857.pdf [firstpage_image] =>[orig_patent_app_number] => 699995 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3836753 [patent_doc_number] => 05814851 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-29 [patent_title] => 'Semiconductor memory device using a plurality of internal voltages' [patent_app_type] => 1 [patent_app_number] => 8/698937 [patent_app_country] => US [patent_app_date] => 1996-08-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 4005 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 325 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/814/05814851.pdf [firstpage_image] =>[orig_patent_app_number] => 698937 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3857321 [patent_doc_number] => 05767541 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-16 [patent_title] => 'Semiconductor memory device with ferroelectric capacitor' [patent_app_type] => 1 [patent_app_number] => 8/695221 [patent_app_country] => US [patent_app_date] => 1996-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 14 [patent_no_of_words] => 6254 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/767/05767541.pdf [firstpage_image] =>[orig_patent_app_number] => 695221 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3732355 [patent_doc_number] => 05652448 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-29 [patent_title] => 'Nonvolatile memory device' [patent_app_type] => 1 [patent_app_number] => 8/691475 [patent_app_country] => US [patent_app_date] => 1996-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 39 [patent_no_of_words] => 3697 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/652/05652448.pdf [firstpage_image] =>[orig_patent_app_number] => 691475 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4013160 [patent_doc_number] => 05889291 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-30 [patent_title] => 'Semiconductor integrated circuit' [patent_app_type] => 1 [patent_app_number] => 8/688829 [patent_app_country] => US [patent_app_date] => 1996-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 24 [patent_no_of_words] => 5973 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/889/05889291.pdf [firstpage_image] =>[orig_patent_app_number] => 688829 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3834876 [patent_doc_number] => 05760472 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-02 [patent_title] => 'Surface mount semiconductor package' [patent_app_type] => 1 [patent_app_number] => 8/690500 [patent_app_country] => US [patent_app_date] => 1996-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 2853 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 222 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/760/05760472.pdf [firstpage_image] =>[orig_patent_app_number] => 690500 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3818179 [patent_doc_number] => 05710455 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-01-20 [patent_title] => 'Lateral MOSFET with modified field plates and damage areas' [patent_app_type] => 1 [patent_app_number] => 8/681683 [patent_app_country] => US [patent_app_date] => 1996-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 4011 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 451 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/710/05710455.pdf [firstpage_image] =>[orig_patent_app_number] => 681683 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3882602 [patent_doc_number] => 05804853 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-08 [patent_title] => 'Stacked electrical device having regions of electrical isolation and electrical connections on a given stack level' [patent_app_type] => 1 [patent_app_number] => 8/686881 [patent_app_country] => US [patent_app_date] => 1996-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5965 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/804/05804853.pdf [firstpage_image] =>[orig_patent_app_number] => 686881 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4030984 [patent_doc_number] => 05883435 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-16 [patent_title] => 'Personalization structure for semiconductor devices' [patent_app_type] => 1 [patent_app_number] => 8/686899 [patent_app_country] => US [patent_app_date] => 1996-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 14 [patent_no_of_words] => 3579 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 192 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/883/05883435.pdf [firstpage_image] =>[orig_patent_app_number] => 686899 [rel_patent_id] =>[rel_patent_doc_number] =>)