Carla J. Myers

Array ( [id] => 1082885 [patent_doc_number] => 06833307 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-12-21 [patent_title] => 'Method for manufacturing a semiconductor component having an early halo implant' [patent_app_type] => B1 [patent_app_number] => 10/284675 [patent_app_country] => US [patent_app_date] => 2002-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 3385 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 265 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/833/06833307.pdf [firstpage_image] =>[orig_patent_app_number] => 10284675 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7205028 [patent_doc_number] => 20040070050 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-04-15 [patent_title] => 'Structures of vertical resistors and FETs as controlled by electrical field penetration and a band-gap voltage reference using vertical FETs operating in accumulation through the field penetration effect' [patent_app_type] => new [patent_app_number] => 10/268585 [patent_app_country] => US [patent_app_date] => 2002-10-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 6510 [patent_no_of_claims] => 59 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0070/20040070050.pdf [firstpage_image] =>[orig_patent_app_number] => 10268585 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7433723 [patent_doc_number] => 20040065919 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-04-08 [patent_title] => 'Trench gate laterally diffused MOSFET devices and methods for making such devices' [patent_app_type] => new [patent_app_number] => 10/269126 [patent_app_country] => US [patent_app_date] => 2002-10-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3970 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 23 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0065/20040065919.pdf [firstpage_image] =>[orig_patent_app_number] => 10269126 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 959007 [patent_doc_number] => 06953953 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-10-11 [patent_title] => 'Deep trench isolation for thyristor-based semiconductor device' [patent_app_type] => utility [patent_app_number] => 10/263376 [patent_app_country] => US [patent_app_date] => 2002-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5421 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/953/06953953.pdf [firstpage_image] =>[orig_patent_app_number] => 10263376 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 975967 [patent_doc_number] => 06933584 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-08-23 [patent_title] => 'Solid state imaging device, method of making the same and imaging unit including the same' [patent_app_type] => utility [patent_app_number] => 10/241297 [patent_app_country] => US [patent_app_date] => 2002-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 6686 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/933/06933584.pdf [firstpage_image] =>[orig_patent_app_number] => 10241297 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1083397 [patent_doc_number] => 06833583 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-12-21 [patent_title] => 'Edge termination in a trench-gate MOSFET' [patent_app_type] => B2 [patent_app_number] => 10/238795 [patent_app_country] => US [patent_app_date] => 2002-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 3113 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/833/06833583.pdf [firstpage_image] =>[orig_patent_app_number] => 10238795 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 729983 [patent_doc_number] => 07042027 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-05-09 [patent_title] => 'Gated lateral thyristor-based random access memory cell (GLTRAM)' [patent_app_type] => utility [patent_app_number] => 10/232855 [patent_app_country] => US [patent_app_date] => 2002-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 12 [patent_no_of_words] => 4986 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 14 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/042/07042027.pdf [firstpage_image] =>[orig_patent_app_number] => 10232855 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6747960 [patent_doc_number] => 20030042480 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-03-06 [patent_title] => 'Power transistor, semiconductor substrate for devices and method for manufacturing same' [patent_app_type] => new [patent_app_number] => 10/225195 [patent_app_country] => US [patent_app_date] => 2002-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 8033 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0042/20030042480.pdf [firstpage_image] =>[orig_patent_app_number] => 10225195 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 725766 [patent_doc_number] => 07045860 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-05-16 [patent_title] => 'Semiconductor device and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 10/215196 [patent_app_country] => US [patent_app_date] => 2002-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 5801 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/045/07045860.pdf [firstpage_image] =>[orig_patent_app_number] => 10215196 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1035026 [patent_doc_number] => 06876024 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-04-05 [patent_title] => 'Method and layout for MOS capacitors with phase shifted layers' [patent_app_type] => utility [patent_app_number] => 10/210705 [patent_app_country] => US [patent_app_date] => 2002-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3128 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/876/06876024.pdf [firstpage_image] =>[orig_patent_app_number] => 10210705 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1140936 [patent_doc_number] => 06781200 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-08-24 [patent_title] => 'Insulated gate semiconductor device for realizing low gate capacity and a low short-circuit current' [patent_app_type] => B2 [patent_app_number] => 10/207026 [patent_app_country] => US [patent_app_date] => 2002-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 26 [patent_no_of_words] => 7138 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/781/06781200.pdf [firstpage_image] =>[orig_patent_app_number] => 10207026 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6634974 [patent_doc_number] => 20030006407 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-09 [patent_title] => 'Apparatus and a method of fabricating inversion channel devices with precision gate doping for a monolithic integrated circuit' [patent_app_type] => new [patent_app_number] => 10/200967 [patent_app_country] => US [patent_app_date] => 2002-07-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6123 [patent_no_of_claims] => 46 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0006/20030006407.pdf [firstpage_image] =>[orig_patent_app_number] => 10200967 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7360731 [patent_doc_number] => 20040014451 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-01-22 [patent_title] => 'Vertical charge control semiconductor device' [patent_app_type] => new [patent_app_number] => 10/200056 [patent_app_country] => US [patent_app_date] => 2002-07-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 6654 [patent_no_of_claims] => 71 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 40 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0014/20040014451.pdf [firstpage_image] =>[orig_patent_app_number] => 10200056 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6493890 [patent_doc_number] => 20020190285 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-19 [patent_title] => 'Power supply apparatus using power semiconductor switching element' [patent_app_type] => new [patent_app_number] => 10/188028 [patent_app_country] => US [patent_app_date] => 2002-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5293 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0190/20020190285.pdf [firstpage_image] =>[orig_patent_app_number] => 10188028 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1128274 [patent_doc_number] => 06791146 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-09-14 [patent_title] => 'Silicon controlled rectifier structure with guard ring controlled circuit' [patent_app_type] => B2 [patent_app_number] => 10/178235 [patent_app_country] => US [patent_app_date] => 2002-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3850 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/791/06791146.pdf [firstpage_image] =>[orig_patent_app_number] => 10178235 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6803380 [patent_doc_number] => 20030230774 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-12-18 [patent_title] => 'Vertical access transistor with curved channel' [patent_app_type] => new [patent_app_number] => 10/171255 [patent_app_country] => US [patent_app_date] => 2002-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4103 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 14 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0230/20030230774.pdf [firstpage_image] =>[orig_patent_app_number] => 10171255 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6748029 [patent_doc_number] => 20030042549 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-03-06 [patent_title] => 'Semiconductor device' [patent_app_type] => new [patent_app_number] => 10/170216 [patent_app_country] => US [patent_app_date] => 2002-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 29 [patent_no_of_words] => 17576 [patent_no_of_claims] => 54 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 35 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0042/20030042549.pdf [firstpage_image] =>[orig_patent_app_number] => 10170216 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1018679 [patent_doc_number] => 06891249 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-05-10 [patent_title] => 'Method and system for high density integrated bipolar power transistor using buried power buss' [patent_app_type] => utility [patent_app_number] => 10/170156 [patent_app_country] => US [patent_app_date] => 2002-06-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3722 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/891/06891249.pdf [firstpage_image] =>[orig_patent_app_number] => 10170156 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6690901 [patent_doc_number] => 20030038333 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-27 [patent_title] => 'Semiconductor device' [patent_app_type] => new [patent_app_number] => 10/163996 [patent_app_country] => US [patent_app_date] => 2002-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4798 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0038/20030038333.pdf [firstpage_image] =>[orig_patent_app_number] => 10163996 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6317086 [patent_doc_number] => 20020195682 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-26 [patent_title] => 'Semiconductor device' [patent_app_type] => new [patent_app_number] => 10/162616 [patent_app_country] => US [patent_app_date] => 2002-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4527 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 45 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0195/20020195682.pdf [firstpage_image] =>[orig_patent_app_number] => 10162616 [rel_patent_id] =>[rel_patent_doc_number] =>)