Carla Shamee Mckinney
Examiner (ID: 15579)
Most Active Art Unit | 2898 |
Art Unit(s) | 2898 |
Total Applications | 14 |
Issued Applications | 0 |
Pending Applications | 14 |
Abandoned Applications | 0 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 18874901
[patent_doc_number] => 11862724
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2024-01-02
[patent_title] => Devices and methods for compact radiation-hardened integrated circuits
[patent_app_type] => utility
[patent_app_number] => 18/460138
[patent_app_country] => US
[patent_app_date] => 2023-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 11455
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 288
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18460138
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/460138 | Devices and methods for compact radiation-hardened integrated circuits | Aug 31, 2023 | Issued |
Array
(
[id] => 18688504
[patent_doc_number] => 11784250
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-10-10
[patent_title] => Devices and methods for compact radiation-hardened integrated circuits
[patent_app_type] => utility
[patent_app_number] => 18/163692
[patent_app_country] => US
[patent_app_date] => 2023-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 11441
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 367
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18163692
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/163692 | Devices and methods for compact radiation-hardened integrated circuits | Feb 1, 2023 | Issued |
Array
(
[id] => 17993577
[patent_doc_number] => 20220359614
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-10
[patent_title] => MAGNETIC TUNNEL JUNCTION STRUCTURES AND RELATED METHODS
[patent_app_type] => utility
[patent_app_number] => 17/870695
[patent_app_country] => US
[patent_app_date] => 2022-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7369
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17870695
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/870695 | MAGNETIC TUNNEL JUNCTION STRUCTURES AND RELATED METHODS | Jul 20, 2022 | Pending |
Array
(
[id] => 17993469
[patent_doc_number] => 20220359506
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-10
[patent_title] => SEMICONDUCTOR STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/870133
[patent_app_country] => US
[patent_app_date] => 2022-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15341
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17870133
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/870133 | SEMICONDUCTOR STRUCTURE | Jul 20, 2022 | Pending |
Array
(
[id] => 17993269
[patent_doc_number] => 20220359306
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-10
[patent_title] => SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURING THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/869995
[patent_app_country] => US
[patent_app_date] => 2022-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10851
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17869995
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/869995 | SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURING THEREOF | Jul 20, 2022 | Pending |
Array
(
[id] => 17993262
[patent_doc_number] => 20220359299
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-10
[patent_title] => Forming Isolation Regions for Separating Fins and Gate Stacks
[patent_app_type] => utility
[patent_app_number] => 17/813850
[patent_app_country] => US
[patent_app_date] => 2022-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7057
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17813850
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/813850 | Forming isolation regions for separating fins and gate stacks | Jul 19, 2022 | Issued |
Array
(
[id] => 19328968
[patent_doc_number] => 12046660
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-23
[patent_title] => Non-conformal capping layer and method forming same
[patent_app_type] => utility
[patent_app_number] => 17/813793
[patent_app_country] => US
[patent_app_date] => 2022-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 29
[patent_no_of_words] => 10006
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17813793
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/813793 | Non-conformal capping layer and method forming same | Jul 19, 2022 | Issued |
Array
(
[id] => 17918060
[patent_doc_number] => 20220320456
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-06
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/846253
[patent_app_country] => US
[patent_app_date] => 2022-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17732
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17846253
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/846253 | Display device | Jun 21, 2022 | Issued |
Array
(
[id] => 19376787
[patent_doc_number] => 12068368
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-20
[patent_title] => Shallow trench isolation (STI) contact structures and methods of forming same
[patent_app_type] => utility
[patent_app_number] => 17/844533
[patent_app_country] => US
[patent_app_date] => 2022-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 45
[patent_figures_cnt] => 46
[patent_no_of_words] => 9591
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17844533
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/844533 | Shallow trench isolation (STI) contact structures and methods of forming same | Jun 19, 2022 | Issued |
Array
(
[id] => 17900789
[patent_doc_number] => 20220310451
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-29
[patent_title] => Adjusting Work Function Through Adjusting Deposition Temperature
[patent_app_type] => utility
[patent_app_number] => 17/838785
[patent_app_country] => US
[patent_app_date] => 2022-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8789
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17838785
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/838785 | Adjusting work function through adjusting deposition temperature | Jun 12, 2022 | Issued |
Array
(
[id] => 19357046
[patent_doc_number] => 12057504
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-06
[patent_title] => Minimization of silicon germanium facets in planar metal oxide semiconductor structures
[patent_app_type] => utility
[patent_app_number] => 17/751618
[patent_app_country] => US
[patent_app_date] => 2022-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 16
[patent_no_of_words] => 6123
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17751618
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/751618 | Minimization of silicon germanium facets in planar metal oxide semiconductor structures | May 22, 2022 | Issued |
Array
(
[id] => 18969394
[patent_doc_number] => 11903206
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-13
[patent_title] => Three-dimensional semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/747174
[patent_app_country] => US
[patent_app_date] => 2022-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 47
[patent_figures_cnt] => 47
[patent_no_of_words] => 13830
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17747174
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/747174 | Three-dimensional semiconductor device | May 17, 2022 | Issued |
Array
(
[id] => 18999219
[patent_doc_number] => 11916075
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-27
[patent_title] => Integrated circuit structure with semiconductor devices and method of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 17/741123
[patent_app_country] => US
[patent_app_date] => 2022-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 4413
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17741123
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/741123 | Integrated circuit structure with semiconductor devices and method of fabricating the same | May 9, 2022 | Issued |
Array
(
[id] => 17811085
[patent_doc_number] => 20220262920
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-18
[patent_title] => Semiconductor Device and Method of Manufacture
[patent_app_type] => utility
[patent_app_number] => 17/739708
[patent_app_country] => US
[patent_app_date] => 2022-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11352
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17739708
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/739708 | Semiconductor device and method of manufacture | May 8, 2022 | Issued |
Array
(
[id] => 17810963
[patent_doc_number] => 20220262798
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-18
[patent_title] => SEMICONDUCTOR DEVICE WITH IMPROVED DEVICE PERFORMANCE
[patent_app_type] => utility
[patent_app_number] => 17/734379
[patent_app_country] => US
[patent_app_date] => 2022-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 24192
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17734379
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/734379 | Semiconductor device with improved device performance | May 1, 2022 | Issued |
Array
(
[id] => 17692353
[patent_doc_number] => 20220199646
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-23
[patent_title] => Integrated Assemblies Comprising Conductive Levels Having Two Different Metal-Containing Structures Laterally Adjacent One Another, and Methods of Forming Integrated Assemblies
[patent_app_type] => utility
[patent_app_number] => 17/692041
[patent_app_country] => US
[patent_app_date] => 2022-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8242
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17692041
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/692041 | Integrated assemblies comprising conductive levels having two different metal-containing structures laterally adjacent one another, and methods of forming integrated assemblies | Mar 9, 2022 | Issued |
Array
(
[id] => 19063246
[patent_doc_number] => 11942498
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-26
[patent_title] => Microlenses for semiconductor device with single-photon avalanche diode pixels
[patent_app_type] => utility
[patent_app_number] => 17/651916
[patent_app_country] => US
[patent_app_date] => 2022-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7333
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17651916
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/651916 | Microlenses for semiconductor device with single-photon avalanche diode pixels | Feb 21, 2022 | Issued |
Array
(
[id] => 17661030
[patent_doc_number] => 20220181495
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-09
[patent_title] => SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD FOR THE SEMICONDUCTOR STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/676695
[patent_app_country] => US
[patent_app_date] => 2022-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8217
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17676695
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/676695 | Semiconductor structure and manufacturing method for the semiconductor structure | Feb 20, 2022 | Issued |
Array
(
[id] => 17615711
[patent_doc_number] => 20220157991
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-19
[patent_title] => Semiconductor Device and Method
[patent_app_type] => utility
[patent_app_number] => 17/649425
[patent_app_country] => US
[patent_app_date] => 2022-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12015
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17649425
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/649425 | Semiconductor device and method | Jan 30, 2022 | Issued |
Array
(
[id] => 17536832
[patent_doc_number] => 20220115441
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-14
[patent_title] => INTEGRATED CIRCUIT INCLUDING TRANSISTORS HAVING A COMMON BASE
[patent_app_type] => utility
[patent_app_number] => 17/559821
[patent_app_country] => US
[patent_app_date] => 2021-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3462
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17559821
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/559821 | Integrated circuit including transistors having a common base | Dec 21, 2021 | Issued |