Carla Shamee Mckinney
Examiner (ID: 15579)
Most Active Art Unit | 2898 |
Art Unit(s) | 2898 |
Total Applications | 14 |
Issued Applications | 0 |
Pending Applications | 14 |
Abandoned Applications | 0 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 14350193
[patent_doc_number] => 20190157069
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-23
[patent_title] => SEMIPOLAR AMD NONPOLAR LIGHT-EMITTING DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/100051
[patent_app_country] => US
[patent_app_date] => 2018-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22352
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16100051
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/100051 | SEMIPOLAR AMD NONPOLAR LIGHT-EMITTING DEVICES | Aug 8, 2018 | Abandoned |
Array
(
[id] => 14573741
[patent_doc_number] => 20190214478
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-11
[patent_title] => SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/050652
[patent_app_country] => US
[patent_app_date] => 2018-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11846
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16050652
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/050652 | Semiconductor devices | Jul 30, 2018 | Issued |
Array
(
[id] => 16464159
[patent_doc_number] => 10847520
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-24
[patent_title] => Static random access memory and fabrication methods thereof
[patent_app_type] => utility
[patent_app_number] => 16/050566
[patent_app_country] => US
[patent_app_date] => 2018-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 20
[patent_no_of_words] => 11182
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 578
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16050566
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/050566 | Static random access memory and fabrication methods thereof | Jul 30, 2018 | Issued |
Array
(
[id] => 16973710
[patent_doc_number] => 11069692
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-20
[patent_title] => FinFET SRAM cells with dielectric fins
[patent_app_type] => utility
[patent_app_number] => 16/050702
[patent_app_country] => US
[patent_app_date] => 2018-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 7694
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 266
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16050702
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/050702 | FinFET SRAM cells with dielectric fins | Jul 30, 2018 | Issued |
Array
(
[id] => 13598803
[patent_doc_number] => 20180350950
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-06
[patent_title] => Semiconductor Device and Methods of Manufacture
[patent_app_type] => utility
[patent_app_number] => 16/050741
[patent_app_country] => US
[patent_app_date] => 2018-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6422
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16050741
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/050741 | Semiconductor device and methods of manufacture | Jul 30, 2018 | Issued |
Array
(
[id] => 13598219
[patent_doc_number] => 20180350658
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-06
[patent_title] => Fin Field Effect Transistor (FinFET) Device Structure with Interconnect Structure
[patent_app_type] => utility
[patent_app_number] => 16/050013
[patent_app_country] => US
[patent_app_date] => 2018-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7335
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16050013
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/050013 | Fin field effect transistor (FinFET) device structure with interconnect structure | Jul 30, 2018 | Issued |
Array
(
[id] => 15462459
[patent_doc_number] => 20200044054
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => UNIFORM HORIZONTAL SPACER
[patent_app_type] => utility
[patent_app_number] => 16/049930
[patent_app_country] => US
[patent_app_date] => 2018-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8877
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16049930
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/049930 | Uniform horizontal spacer | Jul 30, 2018 | Issued |
Array
(
[id] => 15462447
[patent_doc_number] => 20200044048
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD
[patent_app_type] => utility
[patent_app_number] => 16/050234
[patent_app_country] => US
[patent_app_date] => 2018-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7971
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16050234
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/050234 | Semiconductor device and method | Jul 30, 2018 | Issued |
Array
(
[id] => 15462489
[patent_doc_number] => 20200044069
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => FIN-TYPE FIELD EFFECT TRANSISTORS WITH UNIFORM CHANNEL LENGTHS AND BELOW-CHANNEL ISOLATION ON BULK SEMICONDUCTOR SUBSTRATES AND METHODS
[patent_app_type] => utility
[patent_app_number] => 16/049849
[patent_app_country] => US
[patent_app_date] => 2018-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12394
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16049849
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/049849 | Fin-type field effect transistors with uniform channel lengths and below-channel isolation on bulk semiconductor substrates and methods | Jul 30, 2018 | Issued |
Array
(
[id] => 17107514
[patent_doc_number] => 11127740
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-09-21
[patent_title] => Method of manufacturing a semiconductor device with separated merged source/drain structure
[patent_app_type] => utility
[patent_app_number] => 16/049059
[patent_app_country] => US
[patent_app_date] => 2018-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 59
[patent_no_of_words] => 11032
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16049059
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/049059 | Method of manufacturing a semiconductor device with separated merged source/drain structure | Jul 29, 2018 | Issued |
Array
(
[id] => 15030727
[patent_doc_number] => 20190326368
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-24
[patent_title] => OLED COMPONENT, METHOD FOR MANUFACTURING THE SAME AND OLED DISPLAY
[patent_app_type] => utility
[patent_app_number] => 16/041849
[patent_app_country] => US
[patent_app_date] => 2018-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3054
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16041849
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/041849 | OLED COMPONENT, METHOD FOR MANUFACTURING THE SAME AND OLED DISPLAY | Jul 22, 2018 | Abandoned |
Array
(
[id] => 13543521
[patent_doc_number] => 20180323307
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-08
[patent_title] => IMAGING ELEMENT, ELECTRONIC APPLIANCE, METHOD FOR DRIVING IMAGING DEVICE, AND METHOD FOR DRIVING ELECTRONIC APPLIANCE
[patent_app_type] => utility
[patent_app_number] => 16/038529
[patent_app_country] => US
[patent_app_date] => 2018-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15974
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16038529
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/038529 | IMAGING ELEMENT, ELECTRONIC APPLIANCE, METHOD FOR DRIVING IMAGING DEVICE, AND METHOD FOR DRIVING ELECTRONIC APPLIANCE | Jul 17, 2018 | Abandoned |
Array
(
[id] => 13582155
[patent_doc_number] => 20180342626
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-29
[patent_title] => Trench Vertical JFET With Ladder Termination
[patent_app_type] => utility
[patent_app_number] => 16/036305
[patent_app_country] => US
[patent_app_date] => 2018-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6720
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 251
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16036305
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/036305 | Trench vertical JFET with ladder termination | Jul 15, 2018 | Issued |
Array
(
[id] => 15332399
[patent_doc_number] => 20200006529
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-02
[patent_title] => METHOD FOR MANUFACTURING ISOLATION STRUCTURE FOR LDMOS
[patent_app_type] => utility
[patent_app_number] => 16/481576
[patent_app_country] => US
[patent_app_date] => 2018-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2436
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 224
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16481576
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/481576 | Method for manufacturing isolation structure for LDMOS | Jul 2, 2018 | Issued |
Array
(
[id] => 15332391
[patent_doc_number] => 20200006525
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-02
[patent_title] => INCREASED TRANSISTOR SOURCE/DRAIN CONTACT AREA USING SACRIFICIAL SOURCE/DRAIN LAYER
[patent_app_type] => utility
[patent_app_number] => 16/023024
[patent_app_country] => US
[patent_app_date] => 2018-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17594
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16023024
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/023024 | Increased transistor source/drain contact area using sacrificial source/drain layer | Jun 28, 2018 | Issued |
Array
(
[id] => 16293559
[patent_doc_number] => 10770414
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-08
[patent_title] => Semiconductor structure having multiple dielectric waveguide channels and method for forming semiconductor structure
[patent_app_type] => utility
[patent_app_number] => 16/017562
[patent_app_country] => US
[patent_app_date] => 2018-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 10213
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16017562
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/017562 | Semiconductor structure having multiple dielectric waveguide channels and method for forming semiconductor structure | Jun 24, 2018 | Issued |
Array
(
[id] => 15300101
[patent_doc_number] => 20190393186
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-26
[patent_title] => SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD FOR THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/017498
[patent_app_country] => US
[patent_app_date] => 2018-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5572
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16017498
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/017498 | Semiconductor structure and manufacturing method for the same | Jun 24, 2018 | Issued |
Array
(
[id] => 15300145
[patent_doc_number] => 20190393208
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-26
[patent_title] => SEMICONDUCTOR STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 16/017633
[patent_app_country] => US
[patent_app_date] => 2018-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7327
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -30
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16017633
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/017633 | Semiconductor structures | Jun 24, 2018 | Issued |
Array
(
[id] => 17063144
[patent_doc_number] => 11107754
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-31
[patent_title] => Electronic device, leadframe for an electronic device and method for fabricating an electronic device and a leadframe
[patent_app_type] => utility
[patent_app_number] => 16/007154
[patent_app_country] => US
[patent_app_date] => 2018-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 5204
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16007154
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/007154 | Electronic device, leadframe for an electronic device and method for fabricating an electronic device and a leadframe | Jun 12, 2018 | Issued |
Array
(
[id] => 16746390
[patent_doc_number] => 10971391
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-06
[patent_title] => Dielectric gap fill
[patent_app_type] => utility
[patent_app_number] => 16/007161
[patent_app_country] => US
[patent_app_date] => 2018-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 21
[patent_no_of_words] => 7669
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16007161
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/007161 | Dielectric gap fill | Jun 12, 2018 | Issued |