Carla Shamee Mckinney
Examiner (ID: 15579)
Most Active Art Unit | 2898 |
Art Unit(s) | 2898 |
Total Applications | 14 |
Issued Applications | 0 |
Pending Applications | 14 |
Abandoned Applications | 0 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 13320657
[patent_doc_number] => 20180211866
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-26
[patent_title] => FORMING SACRIFICIAL ENDPOINT LAYER FOR DEEP STI RECESS
[patent_app_type] => utility
[patent_app_number] => 15/414752
[patent_app_country] => US
[patent_app_date] => 2017-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8186
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15414752
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/414752 | Forming sacrificial endpoint layer for deep STI recess | Jan 24, 2017 | Issued |
Array
(
[id] => 12026980
[patent_doc_number] => 20170317079
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-02
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/413466
[patent_app_country] => US
[patent_app_date] => 2017-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 56
[patent_figures_cnt] => 56
[patent_no_of_words] => 11097
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15413466
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/413466 | Semiconductor device and method of manufacturing the same | Jan 23, 2017 | Issued |
Array
(
[id] => 13320685
[patent_doc_number] => 20180211880
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-26
[patent_title] => MULTIPLE FINFET FORMATION WITH EPITAXY SEPARATION
[patent_app_type] => utility
[patent_app_number] => 15/412625
[patent_app_country] => US
[patent_app_date] => 2017-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3332
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15412625
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/412625 | Multiple finFET formation with epitaxy separation | Jan 22, 2017 | Issued |
Array
(
[id] => 12047417
[patent_doc_number] => 09825027
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-11-21
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 15/412035
[patent_app_country] => US
[patent_app_date] => 2017-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 3132
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 312
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15412035
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/412035 | Semiconductor device | Jan 21, 2017 | Issued |
Array
(
[id] => 11623330
[patent_doc_number] => 20170133518
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-11
[patent_title] => 'Trench Vertical JFET With Ladder Termination'
[patent_app_type] => utility
[patent_app_number] => 15/405827
[patent_app_country] => US
[patent_app_date] => 2017-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 6884
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15405827
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/405827 | Trench vertical JFET with ladder termination | Jan 12, 2017 | Issued |
Array
(
[id] => 15547563
[patent_doc_number] => 10573571
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-25
[patent_title] => Wafer-level chip-scale package including power semiconductor and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 15/398453
[patent_app_country] => US
[patent_app_date] => 2017-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 15
[patent_no_of_words] => 7502
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15398453
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/398453 | Wafer-level chip-scale package including power semiconductor and manufacturing method thereof | Jan 3, 2017 | Issued |
Array
(
[id] => 11760311
[patent_doc_number] => 20170207180
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-20
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/394924
[patent_app_country] => US
[patent_app_date] => 2016-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 6956
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15394924
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/394924 | SEMICONDUCTOR DEVICE | Dec 29, 2016 | Abandoned |
Array
(
[id] => 12872725
[patent_doc_number] => 20180182750
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-28
[patent_title] => Controlled Resistance Integrated Snubber for Power Switching Device
[patent_app_type] => utility
[patent_app_number] => 15/391374
[patent_app_country] => US
[patent_app_date] => 2016-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6358
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15391374
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/391374 | Controlled resistance integrated snubber for power switching device | Dec 26, 2016 | Issued |
Array
(
[id] => 11760288
[patent_doc_number] => 20170207157
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-20
[patent_title] => 'METHOD FOR MANUFACTURING SEMICONDUCTOR PACKAGE, AND SEMICONDUCTOR PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 15/375241
[patent_app_country] => US
[patent_app_date] => 2016-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5796
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15375241
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/375241 | METHOD FOR MANUFACTURING SEMICONDUCTOR PACKAGE, AND SEMICONDUCTOR PACKAGE | Dec 11, 2016 | Abandoned |
Array
(
[id] => 15250383
[patent_doc_number] => 10510720
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-17
[patent_title] => Electronic package and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 15/372638
[patent_app_country] => US
[patent_app_date] => 2016-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 3866
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15372638
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/372638 | Electronic package and method for fabricating the same | Dec 7, 2016 | Issued |
Array
(
[id] => 11674045
[patent_doc_number] => 20170162768
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-08
[patent_title] => 'LIGHT-EMITTING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/367907
[patent_app_country] => US
[patent_app_date] => 2016-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8686
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15367907
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/367907 | Light-emitting device | Dec 1, 2016 | Issued |
Array
(
[id] => 16280200
[patent_doc_number] => 10763241
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-01
[patent_title] => Stacked package structure and stacked packaging method for chip
[patent_app_type] => utility
[patent_app_number] => 15/283573
[patent_app_country] => US
[patent_app_date] => 2016-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5187
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 364
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15283573
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/283573 | Stacked package structure and stacked packaging method for chip | Oct 2, 2016 | Issued |
Array
(
[id] => 12615432
[patent_doc_number] => 20180096974
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-05
[patent_title] => SEMICONDUCTOR PACKAGE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/281103
[patent_app_country] => US
[patent_app_date] => 2016-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3537
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15281103
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/281103 | SEMICONDUCTOR PACKAGE AND MANUFACTURING METHOD THEREOF | Sep 29, 2016 | Abandoned |
Array
(
[id] => 14769243
[patent_doc_number] => 10396023
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-27
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/279681
[patent_app_country] => US
[patent_app_date] => 2016-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 17
[patent_no_of_words] => 8476
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 258
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15279681
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/279681 | Semiconductor device | Sep 28, 2016 | Issued |
Array
(
[id] => 12595911
[patent_doc_number] => 20180090467
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-29
[patent_title] => PACKAGE WITH THERMAL COUPLING
[patent_app_type] => utility
[patent_app_number] => 15/277581
[patent_app_country] => US
[patent_app_date] => 2016-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6175
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15277581
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/277581 | PACKAGE WITH THERMAL COUPLING | Sep 26, 2016 | Abandoned |
Array
(
[id] => 13071423
[patent_doc_number] => 10056500
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-08-21
[patent_title] => Vertical JFET made using a reduced mask set
[patent_app_type] => utility
[patent_app_number] => 15/266210
[patent_app_country] => US
[patent_app_date] => 2016-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 5013
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 272
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15266210
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/266210 | Vertical JFET made using a reduced mask set | Sep 14, 2016 | Issued |
Array
(
[id] => 13682761
[patent_doc_number] => 20160380117
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-29
[patent_title] => Trench Vertical JFET With Improved Threshold Voltage Control
[patent_app_type] => utility
[patent_app_number] => 15/260548
[patent_app_country] => US
[patent_app_date] => 2016-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5117
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 228
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15260548
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/260548 | Trench vertical JFET with improved threshold voltage control | Sep 8, 2016 | Issued |
Array
(
[id] => 11353725
[patent_doc_number] => 20160372465
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-22
[patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING ENHANCEMENT TYPE NMOS AND DEPRESSION TYPE MOS WITH N-TYPE CHANNEL IMPURITY REGION AND P-TYPE IMPURITY LAYER UNDER N-TYPE CHANNEL IMPURITY REGION'
[patent_app_type] => utility
[patent_app_number] => 15/247144
[patent_app_country] => US
[patent_app_date] => 2016-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4603
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15247144
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/247144 | Semiconductor integrated circuit device having enhancement type NMOS and depression type MOS with N-type channel impurity region and P-type impurity layer under N-type channel impurity region | Aug 24, 2016 | Issued |
Array
(
[id] => 11315640
[patent_doc_number] => 20160351750
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-01
[patent_title] => 'Fabrication Method of Nitride Light Emitting Diodes'
[patent_app_type] => utility
[patent_app_number] => 15/235092
[patent_app_country] => US
[patent_app_date] => 2016-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1908
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15235092
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/235092 | Fabrication Method of Nitride Light Emitting Diodes | Aug 10, 2016 | Abandoned |
Array
(
[id] => 13228769
[patent_doc_number] => 10128166
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-13
[patent_title] => Power semiconductor module
[patent_app_type] => utility
[patent_app_number] => 15/231056
[patent_app_country] => US
[patent_app_date] => 2016-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 14
[patent_no_of_words] => 5669
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 307
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15231056
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/231056 | Power semiconductor module | Aug 7, 2016 | Issued |