Carla Shamee Mckinney
Examiner (ID: 15579)
Most Active Art Unit | 2898 |
Art Unit(s) | 2898 |
Total Applications | 14 |
Issued Applications | 0 |
Pending Applications | 14 |
Abandoned Applications | 0 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 19016491
[patent_doc_number] => 11923436
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-05
[patent_title] => Source/drain structure for semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/220598
[patent_app_country] => US
[patent_app_date] => 2021-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 8545
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17220598
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/220598 | Source/drain structure for semiconductor device | Mar 31, 2021 | Issued |
Array
(
[id] => 17159118
[patent_doc_number] => 20210320169
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-14
[patent_title] => SEMICONDUCTOR STRUCTURE AND FABRICATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/212904
[patent_app_country] => US
[patent_app_date] => 2021-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7152
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17212904
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/212904 | Semiconductor structure and fabrication method thereof | Mar 24, 2021 | Issued |
Array
(
[id] => 16951927
[patent_doc_number] => 20210210619
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-08
[patent_title] => SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/208186
[patent_app_country] => US
[patent_app_date] => 2021-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11870
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 211
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17208186
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/208186 | Semiconductor devices | Mar 21, 2021 | Issued |
Array
(
[id] => 18721645
[patent_doc_number] => 11799002
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-24
[patent_title] => Semiconductor devices and methods of forming the same
[patent_app_type] => utility
[patent_app_number] => 17/199933
[patent_app_country] => US
[patent_app_date] => 2021-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 67
[patent_figures_cnt] => 96
[patent_no_of_words] => 16850
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17199933
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/199933 | Semiconductor devices and methods of forming the same | Mar 11, 2021 | Issued |
Array
(
[id] => 18304482
[patent_doc_number] => 11626398
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-04-11
[patent_title] => Semiconductor structure and method for manufacturing thereof
[patent_app_type] => utility
[patent_app_number] => 17/198789
[patent_app_country] => US
[patent_app_date] => 2021-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 24
[patent_no_of_words] => 6138
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17198789
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/198789 | Semiconductor structure and method for manufacturing thereof | Mar 10, 2021 | Issued |
Array
(
[id] => 18357827
[patent_doc_number] => 11646233
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-09
[patent_title] => Method for manufacturing fin field-effect transistor
[patent_app_type] => utility
[patent_app_number] => 17/199331
[patent_app_country] => US
[patent_app_date] => 2021-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 3988
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 377
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17199331
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/199331 | Method for manufacturing fin field-effect transistor | Mar 10, 2021 | Issued |
Array
(
[id] => 18579051
[patent_doc_number] => 11735591
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-22
[patent_title] => Semiconductor devices with dielectric fins and method for forming the same
[patent_app_type] => utility
[patent_app_number] => 17/195698
[patent_app_country] => US
[patent_app_date] => 2021-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 44
[patent_no_of_words] => 13065
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17195698
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/195698 | Semiconductor devices with dielectric fins and method for forming the same | Mar 8, 2021 | Issued |
Array
(
[id] => 19138144
[patent_doc_number] => 11973120
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-30
[patent_title] => Miniaturized transistor structure with controlled dimensions of source/drain and contact-opening and related manufacture method
[patent_app_type] => utility
[patent_app_number] => 17/151635
[patent_app_country] => US
[patent_app_date] => 2021-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 30
[patent_no_of_words] => 11627
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17151635
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/151635 | Miniaturized transistor structure with controlled dimensions of source/drain and contact-opening and related manufacture method | Jan 17, 2021 | Issued |
Array
(
[id] => 18914440
[patent_doc_number] => 11877445
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-16
[patent_title] => Integrated assemblies and semiconductor memory devices
[patent_app_type] => utility
[patent_app_number] => 17/150020
[patent_app_country] => US
[patent_app_date] => 2021-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 6890
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17150020
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/150020 | Integrated assemblies and semiconductor memory devices | Jan 14, 2021 | Issued |
Array
(
[id] => 16812259
[patent_doc_number] => 20210134814
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-06
[patent_title] => MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/147695
[patent_app_country] => US
[patent_app_date] => 2021-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8029
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17147695
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/147695 | Memory device | Jan 12, 2021 | Issued |
Array
(
[id] => 19138008
[patent_doc_number] => 11972983
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-30
[patent_title] => Miniaturized transistor structure with controlled dimensions of source/drain and contact-opening and related manufacture method
[patent_app_type] => utility
[patent_app_number] => 17/138918
[patent_app_country] => US
[patent_app_date] => 2020-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 30
[patent_no_of_words] => 11628
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17138918
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/138918 | Miniaturized transistor structure with controlled dimensions of source/drain and contact-opening and related manufacture method | Dec 30, 2020 | Issued |
Array
(
[id] => 18528778
[patent_doc_number] => 11715783
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-01
[patent_title] => Uniform horizontal spacer
[patent_app_type] => utility
[patent_app_number] => 17/136735
[patent_app_country] => US
[patent_app_date] => 2020-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 8877
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17136735
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/136735 | Uniform horizontal spacer | Dec 28, 2020 | Issued |
Array
(
[id] => 17692478
[patent_doc_number] => 20220199771
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-23
[patent_title] => NEIGHBORING GATE-ALL-AROUND INTEGRATED CIRCUIT STRUCTURES HAVING CONDUCTIVE CONTACT STRESSOR BETWEEN EPITAXIAL SOURCE OR DRAIN REGIONS
[patent_app_type] => utility
[patent_app_number] => 17/133092
[patent_app_country] => US
[patent_app_date] => 2020-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11517
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17133092
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/133092 | NEIGHBORING GATE-ALL-AROUND INTEGRATED CIRCUIT STRUCTURES HAVING CONDUCTIVE CONTACT STRESSOR BETWEEN EPITAXIAL SOURCE OR DRAIN REGIONS | Dec 22, 2020 | Pending |
Array
(
[id] => 16888880
[patent_doc_number] => 20210175077
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-10
[patent_title] => SEMIPOLAR OR NONPOLAR GROUP III-NITRIDE SUBSTRATES
[patent_app_type] => utility
[patent_app_number] => 17/123079
[patent_app_country] => US
[patent_app_date] => 2020-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15751
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17123079
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/123079 | SEMIPOLAR OR NONPOLAR GROUP III-NITRIDE SUBSTRATES | Dec 14, 2020 | Pending |
Array
(
[id] => 16812429
[patent_doc_number] => 20210134984
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-06
[patent_title] => Semiconductor Device and Method
[patent_app_type] => utility
[patent_app_number] => 17/121343
[patent_app_country] => US
[patent_app_date] => 2020-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8022
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 42
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17121343
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/121343 | Semiconductor device and method | Dec 13, 2020 | Issued |
Array
(
[id] => 16765453
[patent_doc_number] => 20210111035
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-15
[patent_title] => Process for Making Multi-Gate Transistors and Resulting Structures
[patent_app_type] => utility
[patent_app_number] => 17/107558
[patent_app_country] => US
[patent_app_date] => 2020-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6529
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17107558
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/107558 | Process for making multi-gate transistors and resulting structures | Nov 29, 2020 | Issued |
Array
(
[id] => 18416162
[patent_doc_number] => 11670711
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-06
[patent_title] => Metal gate electrode of a semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/107589
[patent_app_country] => US
[patent_app_date] => 2020-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 5640
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17107589
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/107589 | Metal gate electrode of a semiconductor device | Nov 29, 2020 | Issued |
Array
(
[id] => 17630845
[patent_doc_number] => 20220165860
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-26
[patent_title] => SILICIDE BACKSIDE CONTACT
[patent_app_type] => utility
[patent_app_number] => 17/103623
[patent_app_country] => US
[patent_app_date] => 2020-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9542
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17103623
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/103623 | Silicide backside contact | Nov 23, 2020 | Issued |
Array
(
[id] => 18827629
[patent_doc_number] => 11842919
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-12
[patent_title] => Method of making 3D isolation
[patent_app_type] => utility
[patent_app_number] => 17/094947
[patent_app_country] => US
[patent_app_date] => 2020-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 32
[patent_no_of_words] => 6603
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17094947
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/094947 | Method of making 3D isolation | Nov 10, 2020 | Issued |
Array
(
[id] => 18137445
[patent_doc_number] => 11563135
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-24
[patent_title] => Unit pixel of image sensor and light-receiving element thereof
[patent_app_type] => utility
[patent_app_number] => 17/093624
[patent_app_country] => US
[patent_app_date] => 2020-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6396
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17093624
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/093624 | Unit pixel of image sensor and light-receiving element thereof | Nov 8, 2020 | Issued |