Carla Shamee Mckinney
Examiner (ID: 15579)
Most Active Art Unit | 2898 |
Art Unit(s) | 2898 |
Total Applications | 14 |
Issued Applications | 0 |
Pending Applications | 14 |
Abandoned Applications | 0 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 17025480
[patent_doc_number] => 20210249352
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-12
[patent_title] => SEMICONDUCTOR DEVICE WITH METAL STRUCTURE UNDER AN ACTIVE LAYER
[patent_app_type] => utility
[patent_app_number] => 16/784256
[patent_app_country] => US
[patent_app_date] => 2020-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7052
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16784256
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/784256 | Semiconductor device with metal structure under an active layer | Feb 6, 2020 | Issued |
Array
(
[id] => 17590863
[patent_doc_number] => 11329140
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-10
[patent_title] => Semiconductor device and method of manufacture
[patent_app_type] => utility
[patent_app_number] => 16/745796
[patent_app_country] => US
[patent_app_date] => 2020-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 66
[patent_no_of_words] => 11272
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16745796
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/745796 | Semiconductor device and method of manufacture | Jan 16, 2020 | Issued |
Array
(
[id] => 17254117
[patent_doc_number] => 11189615
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-30
[patent_title] => Semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 16/739357
[patent_app_country] => US
[patent_app_date] => 2020-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 41
[patent_no_of_words] => 10835
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16739357
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/739357 | Semiconductor devices | Jan 9, 2020 | Issued |
Array
(
[id] => 15873483
[patent_doc_number] => 20200144145
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-07
[patent_title] => WAFER-LEVEL CHIP-SCALE PACKAGE INCLUDING POWER SEMICONDUCTOR AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/734688
[patent_app_country] => US
[patent_app_date] => 2020-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7516
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16734688
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/734688 | Wafer-level chip-scale package including power semiconductor and manufacturing method thereof | Jan 5, 2020 | Issued |
Array
(
[id] => 17971311
[patent_doc_number] => 11488859
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-01
[patent_title] => Semiconductor device and method
[patent_app_type] => utility
[patent_app_number] => 16/728145
[patent_app_country] => US
[patent_app_date] => 2019-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 59
[patent_figures_cnt] => 59
[patent_no_of_words] => 13642
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16728145
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/728145 | Semiconductor device and method | Dec 26, 2019 | Issued |
Array
(
[id] => 16936590
[patent_doc_number] => 20210202479
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-01
[patent_title] => GATE-ALL-AROUND INTEGRATED CIRCUIT STRUCTURES FABRICATED USING ALTERNATE ETCH SELECTIVE MATERIAL
[patent_app_type] => utility
[patent_app_number] => 16/727355
[patent_app_country] => US
[patent_app_date] => 2019-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14714
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16727355
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/727355 | Gate-all-around integrated circuit structures fabricated using alternate etch selective material | Dec 25, 2019 | Issued |
Array
(
[id] => 17668490
[patent_doc_number] => 11362195
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-14
[patent_title] => Semiconductor device and a method for forming a semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/723742
[patent_app_country] => US
[patent_app_date] => 2019-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6938
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 378
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16723742
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/723742 | Semiconductor device and a method for forming a semiconductor device | Dec 19, 2019 | Issued |
Array
(
[id] => 15775983
[patent_doc_number] => 20200119009
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-16
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/716384
[patent_app_country] => US
[patent_app_date] => 2019-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10494
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 416
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16716384
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/716384 | Semiconductor device and method of manufacturing the same | Dec 15, 2019 | Issued |
Array
(
[id] => 16905085
[patent_doc_number] => 20210184001
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-17
[patent_title] => NANORIBBON THICK GATE DEVICES WITH DIFFERENTIAL RIBBON SPACING AND WIDTH FOR SOC APPLICATIONS
[patent_app_type] => utility
[patent_app_number] => 16/713684
[patent_app_country] => US
[patent_app_date] => 2019-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10721
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16713684
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/713684 | NANORIBBON THICK GATE DEVICES WITH DIFFERENTIAL RIBBON SPACING AND WIDTH FOR SOC APPLICATIONS | Dec 12, 2019 | Pending |
Array
(
[id] => 15776401
[patent_doc_number] => 20200119218
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-16
[patent_title] => UNIT PIXEL OF IMAGE SENSOR AND LIGHT-RECEIVING ELEMENT THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/709911
[patent_app_country] => US
[patent_app_date] => 2019-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6385
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16709911
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/709911 | Unit pixel of image sensor and light-receiving element thereof | Dec 9, 2019 | Issued |
Array
(
[id] => 16774038
[patent_doc_number] => 10985159
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-20
[patent_title] => Method for manufacturing monolithic three-dimensional (3D) integrated circuits
[patent_app_type] => utility
[patent_app_number] => 16/697943
[patent_app_country] => US
[patent_app_date] => 2019-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 39
[patent_no_of_words] => 11210
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16697943
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/697943 | Method for manufacturing monolithic three-dimensional (3D) integrated circuits | Nov 26, 2019 | Issued |
Array
(
[id] => 16324289
[patent_doc_number] => 10784261
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-22
[patent_title] => Integrated circuit structure with semiconductor devices and method of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 16/697800
[patent_app_country] => US
[patent_app_date] => 2019-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 4364
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16697800
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/697800 | Integrated circuit structure with semiconductor devices and method of fabricating the same | Nov 26, 2019 | Issued |
Array
(
[id] => 15657569
[patent_doc_number] => 20200091315
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-19
[patent_title] => Semiconductor Device and Methods of Manufacture
[patent_app_type] => utility
[patent_app_number] => 16/690455
[patent_app_country] => US
[patent_app_date] => 2019-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6502
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16690455
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/690455 | Semiconductor device and methods of manufacture | Nov 20, 2019 | Issued |
Array
(
[id] => 15625897
[patent_doc_number] => 20200083353
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-12
[patent_title] => VERTICAL FIN FIELD EFFECT TRANSISTOR WITH A REDUCED GATE-TO-BOTTOM SOURCE/DRAIN PARASITIC CAPACITANCE
[patent_app_type] => utility
[patent_app_number] => 16/685022
[patent_app_country] => US
[patent_app_date] => 2019-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8612
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16685022
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/685022 | Vertical fin field effect transistor with a reduced gate-to-bottom source/drain parasitic capacitance | Nov 14, 2019 | Issued |
Array
(
[id] => 17716720
[patent_doc_number] => 11380719
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-05
[patent_title] => Display substrate, method for manufacturing the same, and display device
[patent_app_type] => utility
[patent_app_number] => 16/667382
[patent_app_country] => US
[patent_app_date] => 2019-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 5369
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 301
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16667382
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/667382 | Display substrate, method for manufacturing the same, and display device | Oct 28, 2019 | Issued |
Array
(
[id] => 16796318
[patent_doc_number] => 20210126135
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-29
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/667615
[patent_app_country] => US
[patent_app_date] => 2019-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11957
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16667615
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/667615 | Semiconductor device and manufacturing method thereof | Oct 28, 2019 | Issued |
Array
(
[id] => 16631805
[patent_doc_number] => 20210050458
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-18
[patent_title] => SEMICONDUCTOR POWER DEVICE AND METHOD FOR MANUFACTURE
[patent_app_type] => utility
[patent_app_number] => 16/667631
[patent_app_country] => US
[patent_app_date] => 2019-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4709
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16667631
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/667631 | Semiconductor power device and method for manufacture | Oct 28, 2019 | Issued |
Array
(
[id] => 15807691
[patent_doc_number] => 20200126988
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-23
[patent_title] => DUAL NITRIDE STRESSOR FOR SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING
[patent_app_type] => utility
[patent_app_number] => 16/665823
[patent_app_country] => US
[patent_app_date] => 2019-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5051
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16665823
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/665823 | Dual nitride stressor for semiconductor device and method of manufacturing | Oct 27, 2019 | Issued |
Array
(
[id] => 15503819
[patent_doc_number] => 20200052098
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-13
[patent_title] => FETS and Methods of Forming FETS
[patent_app_type] => utility
[patent_app_number] => 16/659124
[patent_app_country] => US
[patent_app_date] => 2019-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7272
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 17
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16659124
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/659124 | FETs and methods of forming FETs | Oct 20, 2019 | Issued |
Array
(
[id] => 15503743
[patent_doc_number] => 20200052060
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-13
[patent_title] => ORGANIC LIGHT-EMITTING DISPLAY APPARATUS AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/656430
[patent_app_country] => US
[patent_app_date] => 2019-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8906
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16656430
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/656430 | Organic light-emitting display apparatus and method of manufacturing the same | Oct 16, 2019 | Issued |